{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,25]],"date-time":"2026-06-25T16:09:22Z","timestamp":1782403762292,"version":"3.54.5"},"reference-count":45,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2025,2,1]],"date-time":"2025-02-01T00:00:00Z","timestamp":1738368000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,2,1]],"date-time":"2025-02-01T00:00:00Z","timestamp":1738368000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,2,1]],"date-time":"2025-02-01T00:00:00Z","timestamp":1738368000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2025,2]]},"DOI":"10.1109\/tcad.2024.3436521","type":"journal-article","created":{"date-parts":[[2024,8,1]],"date-time":"2024-08-01T14:03:37Z","timestamp":1722521017000},"page":"696-708","source":"Crossref","is-referenced-by-count":12,"title":["DG-RePlAce: A Dataflow-Driven GPU-Accelerated Analytical Global Placement Framework for Machine Learning Accelerators"],"prefix":"10.1109","volume":"44","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-4490-5018","authenticated-orcid":false,"given":"Andrew B.","family":"Kahng","sequence":"first","affiliation":[{"name":"Electrical and Computer Engineering Department and the Computer Science and Engineering Department, University of California at San Diego, La Jolla, CA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6669-9702","authenticated-orcid":false,"given":"Zhiang","family":"Wang","sequence":"additional","affiliation":[{"name":"Electrical and Computer Engineering Department, University of California at San Diego, La Jolla, CA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/3569052.3578923"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228498"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2859220"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/3299902.3309753"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD51958.2021.9643449"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/3505170.3506723"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687525"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID49098.2020.00031"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/3140659.3080246"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/3505170.3506731"},{"issue":"5","key":"ref11","doi-asserted-by":"crossref","first-page":"1552","DOI":"10.1109\/TCAD.2023.3346284","article-title":"Hier-RTLMP: A hierarchical automatic macro placer for large-scale complex IP blocks","volume":"43","author":"Kahng","year":"2024","journal-title":"IEEE Trans. Comput.-Aided Design Integr. Circuits Syst."},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/3649329.3655991"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1126\/science.220.4598.671"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2699873"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8342222"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.3003843"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/3439706.3447045"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD51958.2021.9643441"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2021.3057921"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.23919\/DATE54114.2022.9774725"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/3555804"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/3551901.3556482"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/3489517.3530485"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/43.552084"},{"key":"ref25","first-page":"111","article-title":"Two-dimensional datapath regularity extraction","volume-title":"Proc. ACM\/SIGDA Physical Design Workshop","author":"Nijssen"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-18203-9_13"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.3047724"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228497"},{"key":"ref29","volume-title":"CMOS VLSI Design: A Circuits and Systems Perspective","author":"Weste","year":"2010"},{"key":"ref30","volume-title":"OpenROAD.","year":"2024"},{"key":"ref31","volume-title":"DREAMPlace 4.0.0.","year":"2024"},{"key":"ref32","volume-title":"TILOS AI Institute, MacroPlacement repository.","year":"2023"},{"key":"ref33","volume-title":"Default hyperparameter settings for DREAMPlace.","year":"2021"},{"key":"ref34","volume-title":"Default hyperparameter settings for RePlAce.","year":"2020"},{"key":"ref35","volume-title":"BlackParrot repository.","year":"2024"},{"key":"ref36","volume-title":"MemPool repository.","year":"2024"},{"key":"ref37","volume-title":"Ablation (artificial intelligence).","year":"2024"},{"key":"ref38","volume-title":"OpenDB.","year":"2024"},{"key":"ref39","volume-title":"Hier-RTLMP.","year":"2024"},{"key":"ref40","volume-title":"The DG-RePlAce repository.","year":"2024"},{"key":"ref41","volume-title":"Himax Technologies.","year":"2024"},{"key":"ref42","volume-title":"BOOM: The Berkeley out-of-order RISC-V processor.","year":"2024"},{"key":"ref43","volume-title":"VeriGOOD-ML: Verilog generator, optimized for designs for machine learning.","year":"2024"},{"key":"ref44","volume-title":"Dynamic and internal power.","year":"2008"},{"key":"ref45","volume-title":"Code for penalty factor calculation.","year":"2024"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/43\/10848246\/10620224.pdf?arnumber=10620224","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,11,21]],"date-time":"2025-11-21T18:43:08Z","timestamp":1763750588000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10620224\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,2]]},"references-count":45,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2024.3436521","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,2]]}}}