{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,16]],"date-time":"2026-06-16T15:11:29Z","timestamp":1781622689038,"version":"3.54.5"},"reference-count":50,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2024,11,1]],"date-time":"2024-11-01T00:00:00Z","timestamp":1730419200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2024,11]]},"DOI":"10.1109\/tcad.2024.3438113","type":"journal-article","created":{"date-parts":[[2024,11,6]],"date-time":"2024-11-06T18:40:50Z","timestamp":1730918450000},"page":"3312-3323","source":"Crossref","is-referenced-by-count":15,"title":["Efficient Image Processing via Memristive-Based Approximate In-Memory Computing"],"prefix":"10.1109","volume":"43","author":[{"ORCID":"https:\/\/orcid.org\/0009-0000-6517-451X","authenticated-orcid":false,"given":"Fabian","family":"Seiler","sequence":"first","affiliation":[{"name":"Technische Universität Wien (TU Wien), Wien, Austria"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1295-0332","authenticated-orcid":false,"given":"Nima","family":"TaheriNejad","sequence":"additional","affiliation":[{"name":"Technische Universität Wien (TU Wien), Wien, Austria"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2020.2975695"},{"key":"ref2","volume-title":"Finding the Missing Memristor","author":"Williams","year":"2010"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1038\/nature08940"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/NANOARCH.2009.5226356"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2018.8388838"},{"key":"ref6","article-title":"Behavioral leakage and inter-cycle variability emulator model for rerams (BELIEVER)","author":"Radakovits","year":"2021","journal-title":"arXiv:2103.04179"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/CCECE.2017.7946813"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/NEWCAS44328.2019.8961312"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2282132"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2936873"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2217962"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2011.5993675"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2018.8617877"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/3094124"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS51556.2021.9401660"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/NorCAS58970.2023.10305490"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCT.1971.1083337"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1038\/nature06932"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1007\/s10825-018-1198-5"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2021.3062293"},{"key":"ref21","article-title":"New design approaches for flexible architectures and in-memory computing based on memristor technologies","author":"Ali","year":"2020"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.2965935"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS48785.2022.9937475"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2011.6081389"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/3240765.3240811"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2014.2357292"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1002\/adma.201602418"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/CNNA.2012.6331426"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1016\/j.compeleceng.2023.109053"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2023.3241012"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2015.2433536"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1016\/j.suscom.2021.100529"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2020.3006451"},{"key":"ref34","first-page":"660","article-title":"Inexact designs for approximate low power addition by cell replacement","volume-title":"Proc. Design, Autom. Test Eur. Conf. Exhib. (DATE)","author":"Almurib"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/CADS50570.2020.9211854"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/NANOARCH.2015.7180603"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1145\/2893356"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2019.2918241"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/TIP.2003.819861"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.2006.1660497"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1142\/S0218126617500827"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1016\/j.aeue.2018.05.003"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1007\/978-981-10-7191-1_6"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/ACSSC.2010.5757715"},{"key":"ref45","volume-title":"Second (v2.0) LTSpice implementation of VTEAM","author":"Radakovits","year":"2019"},{"key":"ref46","volume-title":"Knowm SDC memristors","year":"2024"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1002\/cta.2876"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1016\/B978-012077790-7\/50004-7"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1016\/j.robot.2010.06.002"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1201\/9781315364094-7"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/43\/10745760\/10745792.pdf?arnumber=10745792","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,12,11]],"date-time":"2024-12-11T22:35:46Z","timestamp":1733956546000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10745792\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,11]]},"references-count":50,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2024.3438113","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024,11]]}}}