{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,9]],"date-time":"2026-01-09T17:43:26Z","timestamp":1767980606243,"version":"3.49.0"},"reference-count":28,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2024,11,1]],"date-time":"2024-11-01T00:00:00Z","timestamp":1730419200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2024,11,1]],"date-time":"2024-11-01T00:00:00Z","timestamp":1730419200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,11,1]],"date-time":"2024-11-01T00:00:00Z","timestamp":1730419200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China (NSFC) Research Projects","doi-asserted-by":"publisher","award":["62141407"],"award-info":[{"award-number":["62141407"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China (NSFC) Research Projects","doi-asserted-by":"publisher","award":["62304052"],"award-info":[{"award-number":["62304052"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China (NSFC) Research Projects","doi-asserted-by":"publisher","award":["92373207"],"award-info":[{"award-number":["92373207"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2024,11]]},"DOI":"10.1109\/tcad.2024.3443006","type":"journal-article","created":{"date-parts":[[2024,11,6]],"date-time":"2024-11-06T18:40:50Z","timestamp":1730918450000},"page":"4178-4189","source":"Crossref","is-referenced-by-count":6,"title":["ROI-HIT: Region of Interest-Driven High-Dimensional Microarchitecture Design Space Exploration"],"prefix":"10.1109","volume":"43","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-8977-2725","authenticated-orcid":false,"given":"Xuyang","family":"Zhao","sequence":"first","affiliation":[{"name":"School of Microelectronics, State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7916-4494","authenticated-orcid":false,"given":"Tianning","family":"Gao","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, University of Texas at Dallas, Dallas, TX, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3512-0320","authenticated-orcid":false,"given":"Aidong","family":"Zhao","sequence":"additional","affiliation":[{"name":"School of Microelectronics, State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7315-3150","authenticated-orcid":false,"given":"Zhaori","family":"Bi","sequence":"additional","affiliation":[{"name":"School of Microelectronics, State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8936-3945","authenticated-orcid":false,"given":"Changhao","family":"Yan","sequence":"additional","affiliation":[{"name":"School of Microelectronics, State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2164-8175","authenticated-orcid":false,"given":"Fan","family":"Yang","sequence":"additional","affiliation":[{"name":"School of Microelectronics, State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6101-675X","authenticated-orcid":false,"given":"Sheng-Guo","family":"Wang","sequence":"additional","affiliation":[{"name":"School of Microelectronics, State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dian","family":"Zhou","sequence":"additional","affiliation":[{"name":"School of Microelectronics, State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8097-4053","authenticated-orcid":false,"given":"Xuan","family":"Zeng","sequence":"additional","affiliation":[{"name":"School of Microelectronics, State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2016.2626445"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/3386377"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2020.2996616"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228584"},{"key":"ref5","article-title":"The Berkeley out-of-order machine (boom): An industry-competitive, synthesizable, parameterized RISC-V processor","author":"Celio","year":"2015"},{"key":"ref6","first-page":"1","article-title":"SonicBOOM: The 3rd generation Berkeley out-of-order machine","volume-title":"Proc. 4th Workshop Comput. Archit. Res. RISC-V","author":"Zhao"},{"key":"ref7","article-title":"The rocket chip generator","author":"Asanovic","year":"2016"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/3489517.3530672"},{"key":"ref10","first-page":"1","article-title":"Verilator 4.0: Open simulation goes multithreaded","volume-title":"Proc. Open Source Digit. Design Conf. (ORConf)","author":"Snyder"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/4235.996017"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TEVC.2007.892759"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD51958.2021.9643455"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/DAC56929.2023.10247687"},{"key":"ref15","first-page":"1","article-title":"Scalable global optimization via local Bayesian optimization","volume-title":"Proc. 33rd Conf. Neural Inf. Process. Syst. (NeurIPS)","author":"Eriksson"},{"key":"ref16","first-page":"507","article-title":"Multi-objective Bayesian optimization over high-dimensional search spaces","volume-title":"Proc. 38th Conf. Uncertainty Artif. Intell. (UAI)","author":"Daulton"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1613\/jair.4806"},{"key":"ref18","first-page":"7021","article-title":"Bayesian optimization over high-dimensional combinatorial spaces via dictionary-based embeddings","volume-title":"Proc. Int. Conf. Artif. Intell. Statist. (AISTATS)","author":"Deshwal"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/3597931"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-28650-9_4"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TEVC.2005.859463"},{"key":"ref22","first-page":"2187","article-title":"Parallel Bayesian optimization of multiple noisy objectives with expected hypervolume improvement","volume-title":"Advances in Neural Information Processing Systems","volume":"34","author":"Daulton","year":"2021"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/5.58325"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1016\/j.neunet.2012.09.018"},{"issue":"3","key":"ref25","first-page":"1","article-title":"D3PBO: Dynamic domain decomposition-based parallel Bayesian optimization for large-scale analog circuit sizing","volume":"29","author":"Zhao","year":"2024","journal-title":"ACM Trans. Design Autom. Electron. Syst."},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1007\/s11590-013-0688-4"},{"key":"ref27","first-page":"28488","article-title":"Monte carlo tree search based variable selection for high dimensional Bayesian optimization","volume-title":"Proc. 36th Conf. Neural Inf. Process. Syst. (NeurIPS)","author":"Song"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2016.04.006"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/43\/10745760\/10745824.pdf?arnumber=10745824","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,11,27]],"date-time":"2024-11-27T13:57:49Z","timestamp":1732715869000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10745824\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,11]]},"references-count":28,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2024.3443006","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024,11]]}}}