{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,5]],"date-time":"2026-03-05T15:37:09Z","timestamp":1772725029735,"version":"3.50.1"},"reference-count":31,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2024,11,1]],"date-time":"2024-11-01T00:00:00Z","timestamp":1730419200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2024,11,1]],"date-time":"2024-11-01T00:00:00Z","timestamp":1730419200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,11,1]],"date-time":"2024-11-01T00:00:00Z","timestamp":1730419200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100006730","name":"German Federal Ministry of Education and Research in the Course of the 6GEM Research Hub","doi-asserted-by":"publisher","award":["16KISK038"],"award-info":[{"award-number":["16KISK038"]}],"id":[{"id":"10.13039\/501100006730","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Deutsche Forschungsgemeinshaft (DFG), as part of the Project OneMemory","award":["405422836"],"award-info":[{"award-number":["405422836"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2024,11]]},"DOI":"10.1109\/tcad.2024.3443702","type":"journal-article","created":{"date-parts":[[2024,11,6]],"date-time":"2024-11-06T18:40:50Z","timestamp":1730918450000},"page":"3864-3875","source":"Crossref","is-referenced-by-count":5,"title":["Search-in-Memory: Reliable, Versatile, and Efficient Data Matching in SSD\u2019s NAND Flash Memory Chip for Data Indexing Acceleration"],"prefix":"10.1109","volume":"43","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-2665-9490","authenticated-orcid":false,"given":"Yun-Chih","family":"Chen","sequence":"first","affiliation":[{"name":"Department of Computer Science, Technische Universität Dortmund Fakultät für Informatik, Dortmund, Germany"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1282-2111","authenticated-orcid":false,"given":"Yuan-Hao","family":"Chang","sequence":"additional","affiliation":[{"name":"Institute of Information Science, Academia Sinica, Taipei, Taiwan"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1974-0394","authenticated-orcid":false,"given":"Tei-Wei","family":"Kuo","sequence":"additional","affiliation":[{"name":"Department of Computer Science and Information Engineering, High Performance and Scientific Computing Center, and the Center of Data Intelligence: Technologies, Applications, and Systems, Delta Electronics, National Taiwan University, Taipei, Taiwan"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/2882903.2915222"},{"key":"ref2","volume-title":"Peak power management in a memory device","author":"Yu","year":"2020"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3193326"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/WMED58543.2023.10097445"},{"key":"ref5","first-page":"27","article-title":"28.2 A high-performance 1Tb 3b\/cell 3D-NAND flash with a 194MB\/s write throughput on over 300 layers i","volume-title":"Proc. IEEE ISSCC","author":"Kim"},{"key":"ref6","first-page":"173","article-title":"PinK: High-speed in-storage key-value store with bounded tails","volume-title":"Proc. USENIX ATC","author":"Im"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/3319647.3325831"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1007\/978-981-16-7487-7_7"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM13553.2020.9372035"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO56248.2022.00058"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/3538643.3539742"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2463676.2465322"},{"key":"ref13","volume-title":"Non-volatile memory device and memory system including the same","author":"Kim","year":"2018"},{"key":"ref14","first-page":"1","article-title":"Modeling and simulation of NAND flash memory sensing systems with cell-to-cell Vth variations","volume-title":"Proc. IEEE\/ACM ICCAD","author":"Choi"},{"key":"ref15","first-page":"426","article-title":"30.3 A 512Gb 3b\/cell 7th-generation 3D-NAND flash memory with 184MB\/s write throughput and 2.0Gb\/s interface","volume-title":"Proc. IEEE ISSCC","author":"Cho"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO56248.2022.00069"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO50266.2020.00048"},{"key":"ref18","volume-title":"Concatenated Codes","author":"Forney","year":"1965"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1049\/ell2.12484"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1561\/1900000028"},{"key":"ref21","volume-title":"ONFI 4.1 Gold Specification","year":"2017"},{"key":"ref22","volume-title":"YMTC Gen2 256Gb TLC Datasheet (Client rev0.2)","year":"2019"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.14778\/3415478.3415546"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.14778\/2777598.2777599"},{"key":"ref25","first-page":"225","article-title":"FPGA-Accelerated compactions for LSM-based key-value store","volume-title":"Proc. 18th USENIX FAST","author":"Zhang"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00045"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/3466752.3480078"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/1807128.1807152"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2022.3224898"},{"key":"ref30","first-page":"338","article-title":"A flash memory controller for 15us ultra-low-latency SSD using high-speed 3D NAND flash with 3us read time","volume-title":"Proc. IEEE ISSCC","author":"Cheong"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1016\/j.memori.2023.100051"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/43\/10745760\/10745821.pdf?arnumber=10745821","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,12,12]],"date-time":"2024-12-12T19:16:01Z","timestamp":1734030961000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10745821\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,11]]},"references-count":31,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2024.3443702","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024,11]]}}}