{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,5]],"date-time":"2026-06-05T15:38:13Z","timestamp":1780673893768,"version":"3.54.1"},"reference-count":44,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2024,11,1]],"date-time":"2024-11-01T00:00:00Z","timestamp":1730419200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2024,11,1]],"date-time":"2024-11-01T00:00:00Z","timestamp":1730419200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,11,1]],"date-time":"2024-11-01T00:00:00Z","timestamp":1730419200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"\u201cHelmholtz Pilot Program for Core Informatics (kikit)\u201d at Karlsruhe Institute of Technology"},{"name":"German Federal Ministry of Education and Research (BMBF) through the Software Campus Project \u201cHE-Trust\u201d","award":["01IS23066"],"award-info":[{"award-number":["01IS23066"]}]},{"name":"International Conference on Hardware\/Software Codesign and System Synthesis (CODES + ISSS) 2024 and appeared as part of the ESWEEK-TCAD Special Issue"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2024,11]]},"DOI":"10.1109\/tcad.2024.3443769","type":"journal-article","created":{"date-parts":[[2024,11,6]],"date-time":"2024-11-06T18:40:50Z","timestamp":1730918450000},"page":"3443-3454","source":"Crossref","is-referenced-by-count":12,"title":["Meta-Scanner: Detecting Fault Attacks via Scanning FPGA Designs Metadata"],"prefix":"10.1109","volume":"43","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-1566-8997","authenticated-orcid":false,"given":"Hassan","family":"Nassar","sequence":"first","affiliation":[{"name":"Institute for Computer Engineering, Karlsruhe Institute of Technology, Karlsruhe, Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jonas","family":"Krautter","sequence":"additional","affiliation":[{"name":"Wiesbaden, Hessen, Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0253-4594","authenticated-orcid":false,"given":"Lars","family":"Bauer","sequence":"additional","affiliation":[{"name":"Karlsruhe, Baden WÃijrttemberg, Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Dennis","family":"Gnad","sequence":"additional","affiliation":[{"name":"Institute for Computer Engineering, Karlsruhe Institute of Technology, Karlsruhe, Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8829-5610","authenticated-orcid":false,"given":"Mehdi","family":"Tahoori","sequence":"additional","affiliation":[{"name":"Institute for Computer Engineering, Karlsruhe Institute of Technology, Karlsruhe, Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9602-2922","authenticated-orcid":false,"given":"J\u00f6rg","family":"Henkel","sequence":"additional","affiliation":[{"name":"Institute for Computer Engineering, Karlsruhe Institute of Technology, Karlsruhe, Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","volume-title":"EC2 F1 Instances","year":"2021"},{"key":"ref2","volume-title":"Intel FPGAs Power Acceleration-as-a-Service for Alibaba Cloud","year":"2021"},{"key":"ref3","volume-title":"FPGA Accelerated Cloud Server","year":"2021"},{"key":"ref4","volume-title":"Faster Computing: FPGA Hardware Acceleration for the Open Telekom Cloud","year":"2021"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/CloudCom.2015.60"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICFPT47387.2019.00060"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/EuroSP51992.2021.00040"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/SBCCI53441.2021.9529992"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.46586\/tches.v2018.i3.44-68"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD51958.2021.9643485"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2022.3190771"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.23919\/FPL.2017.8056840"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.46586\/tches.v2021.i3.441-464"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/3328222"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/3402937"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ETS54262.2022.9810438"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/3451236"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/FPL50879.2020.00046"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/3626202.3637613"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCC.2018.2874011"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/RECONFIG.2017.8279796"},{"key":"ref22","volume-title":"Introduction of F1 Development Environment","year":"2021"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPSW50202.2020.00026"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8342177"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1049\/el.2019.0163"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ICFPT51103.2020.00023"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/FDTC.2019.00015"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM48280.2020.00018"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.23919\/DATE51398.2021.9474140"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2023.3272268"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/HOST55342.2024.10545411"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM51124.2021.00036"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.5555\/1953048.2078195"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1007\/978-0-387-84858-7"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1145\/1698759.1698764"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1989.100747"},{"key":"ref37","volume-title":"Opencores the Reference Community for Free and Open Source Gateware IP Cores","year":"1999"},{"key":"ref38","first-page":"1","article-title":"Benchmarking method and designs targeting logic synthesis for FPGAs","volume-title":"Proc. IWLS","author":"Pistorius"},{"key":"ref39","volume-title":"Vitis HLS Tutorial (v2023.1)","year":"2023"},{"key":"ref40","article-title":"The RISC-V instruction set manual","author":"Waterman","year":"2014"},{"key":"ref41","volume-title":"AWS Marketplace","year":"2022"},{"key":"ref42","volume-title":"VFI\u2014Accelerator FPGA","year":"2022"},{"key":"ref43","volume-title":"Hugenomic Nanopolish","year":"2022"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1017\/S026988891300043X"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/43\/10745760\/10745822.pdf?arnumber=10745822","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,11,27]],"date-time":"2024-11-27T14:21:22Z","timestamp":1732717282000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10745822\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,11]]},"references-count":44,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2024.3443769","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024,11]]}}}