{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,21]],"date-time":"2025-11-21T18:50:24Z","timestamp":1763751024462,"version":"3.45.0"},"reference-count":35,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2025,2,1]],"date-time":"2025-02-01T00:00:00Z","timestamp":1738368000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,2,1]],"date-time":"2025-02-01T00:00:00Z","timestamp":1738368000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,2,1]],"date-time":"2025-02-01T00:00:00Z","timestamp":1738368000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100003052","name":"Ministry of Trade, Industry and Energy","doi-asserted-by":"publisher","award":["20019363"],"award-info":[{"award-number":["20019363"]}],"id":[{"id":"10.13039\/501100003052","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Korea Semiconductor Research Consortium (KSRC) support program for the Development of the Future Semiconductor Device"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2025,2]]},"DOI":"10.1109\/tcad.2024.3445258","type":"journal-article","created":{"date-parts":[[2024,8,16]],"date-time":"2024-08-16T13:22:17Z","timestamp":1723814537000},"page":"765-776","source":"Crossref","is-referenced-by-count":0,"title":["A New Pipelined Output Data Reducer of BOST for Improved Parallelism"],"prefix":"10.1109","volume":"44","author":[{"ORCID":"https:\/\/orcid.org\/0009-0002-1669-3692","authenticated-orcid":false,"given":"Sooryeong","family":"Lee","sequence":"first","affiliation":[{"name":"Department of Electrical and Electronic Engineering, Computer Systems Reliable SoC Laboratory, Yonsei University, Seoul, South Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6868-0829","authenticated-orcid":false,"given":"Hayoung","family":"Lee","sequence":"additional","affiliation":[{"name":"Department of Intelligence Semiconductor Engineering, Ajou University, Suwon, Gyeonggi, South Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0006-0102-3695","authenticated-orcid":false,"given":"Juyong","family":"Lee","sequence":"additional","affiliation":[{"name":"Department of Electrical and Electronic Engineering, Computer Systems Reliable SoC Laboratory, Yonsei University, Seoul, South Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7093-2095","authenticated-orcid":false,"given":"Sungho","family":"Kang","sequence":"additional","affiliation":[{"name":"Department of Electrical and Electronic Engineering, Computer Systems Reliable SoC Laboratory, Yonsei University, Seoul, South Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1990.114099"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/4.726568"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2005.1584083"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2010.20"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICACCI.2015.7275667"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICECA.2017.8212849"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/MTDT.1994.397205"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2001.966641"},{"issue":"4","key":"ref9","doi-asserted-by":"crossref","first-page":"515","DOI":"10.1023\/A:1016557927479","article-title":"Diagnostic data compression techniques for embedded memories with built-in self-test","volume":"18","author":"Li","year":"2002","journal-title":"J. Electron. Test"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/VDAT.2005.1500009"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2006.297718"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2041852"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2004.37"},{"volume-title":"Method and circuits for testing high speed devices using low speed ATE testers","year":"2005","author":"Sabih","key":"ref14"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TEPM.2009.2017773"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5457212"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2018.8579329"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/test.2007.4437571"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2009.20"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/A-SSCC56115.2022.9980646"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2010.54"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2021.3065912"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2003.1234529"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2066587"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2363393"},{"volume-title":"8Gb: x4, x8, x16 DDR4 SDRAM Features","year":"2024","key":"ref26"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2106812"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/2786763.2694348"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/3131241"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ITC44778.2020.9325273"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2818725"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2920999"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2002.1011170"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2161785"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/ITC-Asia.2019.00036"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/43\/10848246\/10638133.pdf?arnumber=10638133","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,11,21]],"date-time":"2025-11-21T18:43:10Z","timestamp":1763750590000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10638133\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,2]]},"references-count":35,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2024.3445258","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"type":"print","value":"0278-0070"},{"type":"electronic","value":"1937-4151"}],"subject":[],"published":{"date-parts":[[2025,2]]}}}