{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,9,17]],"date-time":"2026-09-17T05:53:38Z","timestamp":1789624418056,"version":"build-2803163510"},"reference-count":16,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2025,2,1]],"date-time":"2025-02-01T00:00:00Z","timestamp":1738368000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,2,1]],"date-time":"2025-02-01T00:00:00Z","timestamp":1738368000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,2,1]],"date-time":"2025-02-01T00:00:00Z","timestamp":1738368000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2025,2]]},"DOI":"10.1109\/tcad.2024.3445264","type":"journal-article","created":{"date-parts":[[2024,8,16]],"date-time":"2024-08-16T13:22:17Z","timestamp":1723814537000},"page":"554-558","source":"Crossref","is-referenced-by-count":3,"title":["Highly Parallel CNN Accelerator for RepVGG-Like Network Training on FPGAs"],"prefix":"10.1109","volume":"44","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-7403-0163","authenticated-orcid":false,"given":"Chuliang","family":"Guo","sequence":"first","affiliation":[{"name":"College of Information Science and Electronic Engineering, Zhejiang University, Hangzhou, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4662-1892","authenticated-orcid":false,"given":"Binglei","family":"Lou","sequence":"additional","affiliation":[{"name":"School of Electrical and Computer Engineering, The University of Sydney, Sydney, Australia"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5370-4464","authenticated-orcid":false,"given":"David","family":"Boland","sequence":"additional","affiliation":[{"name":"School of Electrical and Computer Engineering, The University of Sydney, Sydney, Australia"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3923-3499","authenticated-orcid":false,"given":"Philip H. W.","family":"Leong","sequence":"additional","affiliation":[{"name":"School of Electrical and Computer Engineering, The University of Sydney, Sydney, Australia"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR46437.2021.01352"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2016.90"},{"key":"ref3","article-title":"Very deep convolutional networks for large-scale image recognition","author":"Simonyan","year":"2015","journal-title":"arXiv:1409.1556"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD57390.2023.10323638"},{"key":"ref5","volume-title":"Learning multiple layers of features from tiny images","author":"Krizhevsky","year":"2009"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1137\/18M1165748"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-35289-8_25"},{"key":"ref8","article-title":"A guide to convolution arithmetic for deep learning","author":"Dumoulin","year":"2018","journal-title":"arXiv:1603.07285"},{"key":"ref9","first-page":"1","article-title":"FPGA-based low-batch training accelerator for modern CNNs featuring high bandwidth memory","volume-title":"Proc. 39th Int. Conf. Comput.-Aided Design","author":"Venkataramanaiah"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TNNLS.2022.3145850"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/3505633"},{"key":"ref12","first-page":"1","article-title":"A block minifloat representation for training deep neural networks","volume-title":"Proc. ICLR","author":"Fox"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001177"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2017.8280142"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ICFPT47387.2019.00009"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1088\/1674-4926\/41\/2\/022403"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/43\/10848246\/10638149.pdf?arnumber=10638149","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,11,21]],"date-time":"2025-11-21T18:43:07Z","timestamp":1763750587000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10638149\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,2]]},"references-count":16,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2024.3445264","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,2]]}}}