{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,17]],"date-time":"2026-03-17T19:02:49Z","timestamp":1773774169140,"version":"3.50.1"},"reference-count":26,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2024,11,1]],"date-time":"2024-11-01T00:00:00Z","timestamp":1730419200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2024,11,1]],"date-time":"2024-11-01T00:00:00Z","timestamp":1730419200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,11,1]],"date-time":"2024-11-01T00:00:00Z","timestamp":1730419200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2024,11]]},"DOI":"10.1109\/tcad.2024.3446720","type":"journal-article","created":{"date-parts":[[2024,11,6]],"date-time":"2024-11-06T18:40:50Z","timestamp":1730918450000},"page":"3913-3924","source":"Crossref","is-referenced-by-count":3,"title":["NOVELLA: Nonvolatile Last-Level Cache Bypass for Optimizing Off-Chip Memory Energy"],"prefix":"10.1109","volume":"43","author":[{"ORCID":"https:\/\/orcid.org\/0009-0008-4885-5055","authenticated-orcid":false,"given":"Aritra","family":"Bagchi","sequence":"first","affiliation":[{"name":"Department of Computer Science and Engineering, Indian Institute of Technology Delhi, New Delhi, India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0008-9735-8303","authenticated-orcid":false,"given":"Ohm","family":"Rishabh","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, Indian Institute of Technology Delhi, New Delhi, India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2508-7531","authenticated-orcid":false,"given":"Preeti","family":"Ranjan Panda","sequence":"additional","affiliation":[{"name":"Department of Computer Science and Engineering, Khosla School of IT, Indian Institute of Technology Delhi, New Delhi, India"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/3173162.3173177"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2022.3163438"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00035"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/3362100"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/3608096"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/3632748"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835944"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.179"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2627369.2627611"},{"key":"ref10","first-page":"430","article-title":"SHiP: Signature-based hit predictor for high performance caching","volume-title":"Proc. 44th Annu. IEEE\/ACM Int. Symp. Microarchitecture","author":"Wu"},{"key":"ref11","first-page":"315","article-title":"Optimal bypass monitor for high performance last-level caches","volume-title":"Proc. 21st Int. Conf. Parallel Archit. Compilation Techn.","author":"Li"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2019.2918153"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2013.6629298"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001148"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/SAMOS.2016.7818332"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835933"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8342053"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED51717.2021.9424250"},{"key":"ref19","first-page":"264","article-title":"Energy reduction for STT-RAM using early write termination","volume-title":"Proc. Int. Conf. Comput.-Aided Design","author":"Zhou"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2013.6523613"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/3451995"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2012.99"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2014.6742957"},{"key":"ref24","volume-title":"DRAMPower: Open-source DRAM power & energy estimation tool","author":"Chandrasekar","year":"2022"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2018.00028"},{"key":"ref26","volume-title":"NOVELLA: Non-volatile last-level cache bypass for optimizing off-chip memory energy","author":"Bagchi","year":"2024"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/43\/10745760\/10745830.pdf?arnumber=10745830","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,11,27]],"date-time":"2024-11-27T14:21:45Z","timestamp":1732717305000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10745830\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,11]]},"references-count":26,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2024.3446720","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024,11]]}}}