{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,21]],"date-time":"2025-11-21T18:50:23Z","timestamp":1763751023724,"version":"3.45.0"},"reference-count":24,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2025,3,1]],"date-time":"2025-03-01T00:00:00Z","timestamp":1740787200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,3,1]],"date-time":"2025-03-01T00:00:00Z","timestamp":1740787200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,3,1]],"date-time":"2025-03-01T00:00:00Z","timestamp":1740787200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100020950","name":"National Science and Technology Council in Taiwan and Global Unichip Corporation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100020950","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2025,3]]},"DOI":"10.1109\/tcad.2024.3448233","type":"journal-article","created":{"date-parts":[[2024,8,22]],"date-time":"2024-08-22T14:33:45Z","timestamp":1724337225000},"page":"1070-1083","source":"Crossref","is-referenced-by-count":0,"title":["Graceful Register Clustering and Rebanking for Power and Timing Balancing"],"prefix":"10.1109","volume":"44","author":[{"given":"Yi-Ting","family":"Hsieh","sequence":"first","affiliation":[{"name":"Design Technology Group, Synopsys Inc., Taipei, Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tung-Wei","family":"Lin","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering and Computer Sciences, University of California at Berkeley, Berkeley, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0004-0459-3189","authenticated-orcid":false,"given":"Ya-Chu","family":"Chang","sequence":"additional","affiliation":[{"name":"Innovus, Cadence Design Systems, Hsinchu, Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hao-Yu","family":"Wu","sequence":"additional","affiliation":[{"name":"Graduate Institute of Electronics Engineering, National Taiwan University, Taipei, Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4554-3442","authenticated-orcid":false,"given":"Iris Hui-Ru","family":"Jiang","sequence":"additional","affiliation":[{"name":"Graduate Institute of Electronics Engineering, National Taiwan University, Taipei, Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"volume-title":"Micro-architectural exploration for low power design","year":"2015","author":"Ranjan","key":"ref1"},{"volume-title":"Six ways to exploit the advantages of FinFETs","year":"2016","author":"Brock","key":"ref2"},{"volume-title":"Dynamic power estimation hits limits of SoC designs","year":"2015","author":"Rizzatti","key":"ref3"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2013.6691178"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2011.41"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2165716"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2177459"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2177460"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2491477.2491484"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2451916.2451955"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898025"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2966986.2967047"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2852740"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.1982.1056489"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.1975.1055330"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/34.400568"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/34.1000236"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ICCV.2001.937550"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.21236\/AD0251958"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2015.7372671"},{"volume-title":"Innovus Implementation System v20.1","year":"2024","key":"ref21"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/3299902.3309753"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218617"},{"volume-title":"Prime time: Synopsys","year":"2024","key":"ref24"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/43\/10896910\/10643595.pdf?arnumber=10643595","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,11,21]],"date-time":"2025-11-21T18:43:09Z","timestamp":1763750589000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10643595\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,3]]},"references-count":24,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2024.3448233","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"type":"print","value":"0278-0070"},{"type":"electronic","value":"1937-4151"}],"subject":[],"published":{"date-parts":[[2025,3]]}}}