{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,21]],"date-time":"2025-11-21T11:32:02Z","timestamp":1763724722228,"version":"3.37.3"},"reference-count":47,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2025,3,1]],"date-time":"2025-03-01T00:00:00Z","timestamp":1740787200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"funder":[{"name":"SNF grant \u201cSupercool: Design Methods and Tools for Superconducting Electronics,\u201d","award":["200021_1920981"],"award-info":[{"award-number":["200021_1920981"]}]},{"name":"SRC \u201cStandardizing Boolean Transforms to Improve Quality and Runtime of CAD Tools\u201d","award":["3173.001"],"award-info":[{"award-number":["3173.001"]}]},{"DOI":"10.13039\/100007140","name":"Synopsys","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100007140","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2025,3]]},"DOI":"10.1109\/tcad.2024.3457378","type":"journal-article","created":{"date-parts":[[2024,9,10]],"date-time":"2024-09-10T19:12:02Z","timestamp":1725995522000},"page":"1017-1030","source":"Crossref","is-referenced-by-count":6,"title":["Enhancing Delay-Driven LUT Mapping With Boolean Decomposition"],"prefix":"10.1109","volume":"44","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-1312-2907","authenticated-orcid":false,"given":"Alessandro Tempia","family":"Calvino","sequence":"first","affiliation":[{"name":"Integrated Systems Laboratory, Ecole Polytechnique Federale de Lausanne, Lausanne, Switzerland"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7827-3215","authenticated-orcid":false,"given":"Giovanni De","family":"Micheli","sequence":"additional","affiliation":[{"name":"Integrated Systems Laboratory, Ecole Polytechnique Federale de Lausanne, Lausanne, Switzerland"}]},{"given":"Alan","family":"Mishchenko","sequence":"additional","affiliation":[{"name":"Department of EECS, University of California, Berkeley, CA, USA"}]},{"given":"Robert","family":"Brayton","sequence":"additional","affiliation":[{"name":"Department of EECS, University of California, Berkeley, CA, USA"}]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1109\/43.273754"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1109\/43.329262"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1109\/43.644605"},{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1109\/ICCAD.2005.1560122"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1109\/DAC.1990.114927"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1145\/360276.360298"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1145\/240518.240657"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1145\/240518.240656"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1109\/TCAD.2006.882119"},{"volume-title":"AMD Versal CLB Documentation","year":"2024","key":"ref10"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1109\/DATE.2012.6176724"},{"key":"ref12","first-page":"74","article-title":"The decomposition of switching functions","volume-title":"Proc. Int. Symp. Theory Switch.","author":"Ashenhurst"},{"volume-title":"A New Approach to the Design of Switching Circuits","year":"1962","author":"Curtis","key":"ref13"},{"doi-asserted-by":"publisher","key":"ref14","DOI":"10.1147\/rd.62.0227"},{"doi-asserted-by":"publisher","key":"ref15","DOI":"10.1109\/92.711307"},{"doi-asserted-by":"publisher","key":"ref16","DOI":"10.1109\/TC.1986.1676819"},{"doi-asserted-by":"publisher","key":"ref17","DOI":"10.1109\/ISMVL.1997.601367"},{"doi-asserted-by":"publisher","key":"ref18","DOI":"10.1145\/605440.605442"},{"doi-asserted-by":"publisher","key":"ref19","DOI":"10.1109\/ICCAD.2008.4681549"},{"doi-asserted-by":"publisher","key":"ref20","DOI":"10.1145\/1723112.1723144"},{"key":"ref21","first-page":"1","article-title":"Scalable logic synthesis using a simple circuit structure","volume-title":"Proc. IWLS","author":"Mishchenko"},{"doi-asserted-by":"publisher","key":"ref22","DOI":"10.1109\/ICCAD.1997.643371"},{"doi-asserted-by":"publisher","key":"ref23","DOI":"10.1145\/296399.296425"},{"doi-asserted-by":"publisher","key":"ref24","DOI":"10.1109\/ICCAD.2007.4397290"},{"year":"2001","author":"Kravets","article-title":"Constructive multi-level synthesis by way of functional properties","key":"ref25"},{"doi-asserted-by":"publisher","key":"ref26","DOI":"10.1109\/ARVLSI.1995.515632"},{"doi-asserted-by":"publisher","key":"ref27","DOI":"10.1109\/TCAD.2002.1013899"},{"doi-asserted-by":"publisher","key":"ref28","DOI":"10.1109\/ICCD.1996.563527"},{"doi-asserted-by":"publisher","key":"ref29","DOI":"10.1109\/DAC.1993.204026"},{"key":"ref30","first-page":"1","article-title":"Encoding of boolean functions and its application to LUT cascade synthesis","volume-title":"Proc. IWLS","author":"Mishchenko"},{"doi-asserted-by":"publisher","key":"ref31","DOI":"10.1109\/TCAD.1985.1270123"},{"doi-asserted-by":"publisher","key":"ref32","DOI":"10.1109\/43.59068"},{"doi-asserted-by":"publisher","key":"ref33","DOI":"10.1109\/43.62787"},{"volume-title":"Fast boolean matching for LUT structures","year":"2007","author":"Mishchenko","key":"ref34"},{"key":"ref35","first-page":"24","article-title":"ABC: An academic industrial-strength verification tool","volume-title":"Proc. 22nd Int. Conf. Comput. Aided Verif.","author":"Brayton"},{"key":"ref36","first-page":"1","article-title":"The EPFL combinational benchmark suite","volume-title":"Proc. 24th IWLS","author":"Amar\u00f9"},{"volume-title":"FRAIGs: A unifying representation for logic synthesis and verification","year":"2005","author":"Mishchenko","key":"ref37"},{"doi-asserted-by":"publisher","key":"ref38","DOI":"10.1145\/2429384.2429513"},{"doi-asserted-by":"publisher","key":"ref39","DOI":"10.1007\/978-3-319-40970-2_14"},{"doi-asserted-by":"publisher","key":"ref40","DOI":"10.1145\/3543622.3573048"},{"doi-asserted-by":"publisher","key":"ref41","DOI":"10.1145\/2068716.2068720"},{"doi-asserted-by":"publisher","key":"ref42","DOI":"10.1109\/ASPDAC.2018.8297386"},{"volume-title":"EPFL synthesis competition best results","year":"2023","key":"ref43"},{"doi-asserted-by":"publisher","key":"ref44","DOI":"10.23919\/DATE54114.2022.9774632"},{"doi-asserted-by":"publisher","key":"ref45","DOI":"10.1109\/ICCAD57390.2023.10323973"},{"doi-asserted-by":"publisher","key":"ref46","DOI":"10.1109\/asp-dac58780.2024.10473941"},{"doi-asserted-by":"publisher","key":"ref47","DOI":"10.1145\/3489517.3530461"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/43\/10896910\/10673978.pdf?arnumber=10673978","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T18:43:45Z","timestamp":1740163425000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10673978\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,3]]},"references-count":47,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2024.3457378","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"type":"print","value":"0278-0070"},{"type":"electronic","value":"1937-4151"}],"subject":[],"published":{"date-parts":[[2025,3]]}}}