{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,9,10]],"date-time":"2026-09-10T23:17:21Z","timestamp":1789082241018,"version":"build-2803163510"},"reference-count":32,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2025,3,1]],"date-time":"2025-03-01T00:00:00Z","timestamp":1740787200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,3,1]],"date-time":"2025-03-01T00:00:00Z","timestamp":1740787200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,3,1]],"date-time":"2025-03-01T00:00:00Z","timestamp":1740787200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100004358","name":"Samsung","doi-asserted-by":"publisher","award":["IO201216-08205-01"],"award-info":[{"award-number":["IO201216-08205-01"]}],"id":[{"id":"10.13039\/100004358","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100004358","name":"Samsung","doi-asserted-by":"publisher","award":["IO221227-04376-01"],"award-info":[{"award-number":["IO221227-04376-01"]}],"id":[{"id":"10.13039\/100004358","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100014553","name":"Samsung Advanced Institute of Technology","doi-asserted-by":"crossref","award":["IO230223-05124-01"],"award-info":[{"award-number":["IO230223-05124-01"]}],"id":[{"id":"10.13039\/100014553","id-type":"DOI","asserted-by":"crossref"}]},{"name":"National Research Foundation of Korea (NRF) Grant funded by the Korea Government","award":["2021-R1A2C2008864"],"award-info":[{"award-number":["2021-R1A2C2008864"]}]},{"name":"Institute of Information and Communications Technology Planning and Evaluation (IITP) Grant funded by Korea Government","award":["2021-0-00754"],"award-info":[{"award-number":["2021-0-00754"]}]},{"name":"Artificial Intelligence Semiconductor Support Program to nurture the best talents grant by Korea Government","award":["IITP-2023-RS-2023-00256081"],"award-info":[{"award-number":["IITP-2023-RS-2023-00256081"]}]},{"name":"National R&D Program through NRF by Ministry of Science and ICT","award":["2020M3H2A1078119"],"award-info":[{"award-number":["2020M3H2A1078119"]}]},{"name":"BK21 Four Program of the Education and Research Program for Future ICT Pioneers, Seoul National University"},{"name":"EDA Tool was supported by the IC Design Education"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2025,3]]},"DOI":"10.1109\/tcad.2024.3457834","type":"journal-article","created":{"date-parts":[[2024,9,11]],"date-time":"2024-09-11T17:57:55Z","timestamp":1726077475000},"page":"1084-1097","source":"Crossref","is-referenced-by-count":3,"title":["Design and Utilization of Multiskewed Multibit Flip-Flop Cells for Timing Optimization: Design and Technology Co-Optimization Approach"],"prefix":"10.1109","volume":"44","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-6021-4524","authenticated-orcid":false,"given":"Suwan","family":"Kim","sequence":"first","affiliation":[{"name":"Department of Electrical and Computer Engineering, Seoul National University, Seoul, South Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6114-3772","authenticated-orcid":false,"given":"Taewhan","family":"Kim","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, Seoul National University, Seoul, South Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/978-0-387-71056-3"},{"key":"ref2","first-page":"118","article-title":"A symmetric clock-distribution tree and optimized high-speed interconnections for reduced clock skew in ULSI and WSI circuits","volume-title":"Proc. IEEE Int. Conf. Comput. Design (ICCD)","author":"Bakoglu"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2889756"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/EDTC.1996.494154"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/43.658565"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/2209291.2209306"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1996.545650"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2009.5236113"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/12.55696"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD57390.2023.10323866"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/INDCON.2011.6139440"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/81.841927"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2177459"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2010.5654155"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2190535"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/2966986.2966998"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2376988"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2698025"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2852740"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898025"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/3299902.3309753"},{"key":"ref22","first-page":"1","article-title":"Generation of mixed-driving multi-bit flip-flops for power optimization","volume-title":"Proc. 41st IEEE\/ACM Int. Conf. Comput.-Aided Design","author":"Liu"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2023.3338532"},{"key":"ref24","volume-title":"Integrated circuit and method of forming same and a system","author":"Ou","year":"2021"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2016.04.006"},{"key":"ref26","volume-title":"Design compiler","year":"2022"},{"key":"ref27","volume-title":"Innovus user guide","year":"2022"},{"key":"ref28","volume-title":"Computer and Intractability: A Guide to the Theory of NP-Completeness","author":"Garey","year":"1979"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1016\/S0166-218X(02)00205-6"},{"key":"ref30","volume-title":"hMETIS: A Hypergraph Partitioning Package, Version 1.5.3","author":"Karypis","year":"1998"},{"key":"ref31","volume-title":"Gurobi Optimizer Reference Manual","year":"2023"},{"key":"ref32","volume-title":"Oliscience","year":"2021"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/43\/10896910\/10677402.pdf?arnumber=10677402","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T18:44:10Z","timestamp":1740163450000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10677402\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,3]]},"references-count":32,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2024.3457834","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,3]]}}}