{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,2]],"date-time":"2026-10-02T17:07:21Z","timestamp":1790960841446,"version":"4.1.0"},"reference-count":36,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2025,3,1]],"date-time":"2025-03-01T00:00:00Z","timestamp":1740787200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,3,1]],"date-time":"2025-03-01T00:00:00Z","timestamp":1740787200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,3,1]],"date-time":"2025-03-01T00:00:00Z","timestamp":1740787200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2025,3]]},"DOI":"10.1109\/tcad.2024.3466809","type":"journal-article","created":{"date-parts":[[2024,9,23]],"date-time":"2024-09-23T17:27:49Z","timestamp":1727112469000},"page":"1155-1168","source":"Crossref","is-referenced-by-count":14,"title":["Generating Test Patterns for Chiplet Interconnects With Optimized Effectiveness and Efficiency"],"prefix":"10.1109","volume":"44","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-7325-8836","authenticated-orcid":false,"given":"Po-Yao","family":"Chuang","sequence":"first","affiliation":[{"name":"IMEC, Leuven, Belgium"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6465-7157","authenticated-orcid":false,"given":"Francesco","family":"Lorenzelli","sequence":"additional","affiliation":[{"name":"IMEC, Leuven, Belgium"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8614-7908","authenticated-orcid":false,"given":"Cheng-Wen","family":"Wu","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5058-8303","authenticated-orcid":false,"given":"Erik","family":"Jan Marinissen","sequence":"additional","affiliation":[{"name":"IMEC, Leuven, Belgium"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/6.591665"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.3390\/electronics9040670"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/s42514-022-00093-0"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/date.2012.6176689"},{"key":"ref5","first-page":"1","article-title":"Advanced packaging architectures for heterogeneous integration","volume-title":"Proc. IEEE PELS\/PSMA Phoenix Workshop Packag. Integr. Power Del.","author":"Mahajan"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/vts52500.2021.9794149"},{"key":"ref7","first-page":"1","article-title":"3-D interconnect test challenge","volume-title":"Proc. IEEE Eur. Test Symp. (ETS)","author":"Chakravarty"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ets.2016.7519330"},{"key":"ref9","volume-title":"High Bandwidth Memory (HBM) DRAM","year":"2015"},{"key":"ref10","year":"2023","journal-title":"Universal Chiplet Interconnect Express (UCIe)\u00ae Specification Revision 1.1"},{"key":"ref11","volume-title":"IEEE Standard for Test Access Architecture for Three-Dimensional Stacked Integrated Circuits","year":"2020"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ats.2015.21"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/test.1989.82278"},{"key":"ref14","doi-asserted-by":"crossref","DOI":"10.1007\/b100750","author":"de Sousa","year":"2001","journal-title":"Boundary-Scan Interconnect Diagnosis"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/dac.1982.1585542"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/t-c.1974.223950"},{"key":"ref17","first-page":"52","article-title":"Interconnect testing with boundary scan","volume-title":"Proc. IEEE Int. Test Conf. (ITC)","author":"Wagner"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/test.1990.114069"},{"key":"ref19","author":"Garey","year":"1990","journal-title":"Computers and Intractability; A Guide to the Theory of NP-Completeness"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/tcs.1976.1084138"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/test.2003.1271195"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2002.1033788"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.2003.1197679"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1999.810665"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1063\/1.1697872"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2009.2034508"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/54.606005"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2018.8624803"},{"key":"ref29","first-page":"1","article-title":"Incorporating a ground-bounce preventing constraint into wiring interconnect test pattern generation algorithms","volume-title":"Proc. 1st IEEE Int. Board Test Workshop","author":"Marinissen"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2003.1188257"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC32862.2020.00102"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC51906.2022.00179"},{"key":"ref33","volume-title":"Wide-I\/O Single Data Rate","year":"2011"},{"key":"ref34","article-title":"Accelerating innovation through a standard chiplet interface: The Advenced Interface Bus (AIB)","author":"Kehlet","year":"2017","journal-title":"Intel\u00ae Program"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TCPMT.2022.3207195"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/ETS61313.2024.10567470"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/43\/10896910\/10689272.pdf?arnumber=10689272","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T06:54:28Z","timestamp":1740120868000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10689272\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,3]]},"references-count":36,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2024.3466809","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,3]]}}}