{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,8]],"date-time":"2026-04-08T16:34:14Z","timestamp":1775666054785,"version":"3.50.1"},"reference-count":41,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2025,4,1]],"date-time":"2025-04-01T00:00:00Z","timestamp":1743465600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,4,1]],"date-time":"2025-04-01T00:00:00Z","timestamp":1743465600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,4,1]],"date-time":"2025-04-01T00:00:00Z","timestamp":1743465600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100013101","name":"Hong Kong Research Grants Council (RGC) ECS","doi-asserted-by":"publisher","award":["26208723"],"award-info":[{"award-number":["26208723"]}],"id":[{"id":"10.13039\/100013101","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["62304192"],"award-info":[{"award-number":["62304192"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["92364102"],"award-info":[{"award-number":["92364102"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"name":"ACCESS\u2014AI Chip Center for Emerging Smart Systems, sponsored by InnoHK funding, Hong Kong, SAR"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2025,4]]},"DOI":"10.1109\/tcad.2024.3483089","type":"journal-article","created":{"date-parts":[[2024,10,17]],"date-time":"2024-10-17T13:37:49Z","timestamp":1729172269000},"page":"1448-1461","source":"Crossref","is-referenced-by-count":42,"title":["RTLCoder: Fully Open-Source and Efficient LLM-Assisted RTL Code Generation Technique"],"prefix":"10.1109","volume":"44","author":[{"ORCID":"https:\/\/orcid.org\/0009-0000-0057-7844","authenticated-orcid":false,"given":"Shang","family":"Liu","sequence":"first","affiliation":[{"name":"Department of Electronic and Computer Engineering, The Hong Kong University of Science and Technology, Hong Kong, SAR, China"}]},{"given":"Wenji","family":"Fang","sequence":"additional","affiliation":[{"name":"Department of Electronic and Computer Engineering, The Hong Kong University of Science and Technology, Hong Kong, SAR, China"}]},{"ORCID":"https:\/\/orcid.org\/0009-0007-3230-7786","authenticated-orcid":false,"given":"Yao","family":"Lu","sequence":"additional","affiliation":[{"name":"Department of Electronic and Computer Engineering, The Hong Kong University of Science and Technology, Hong Kong, SAR, China"}]},{"ORCID":"https:\/\/orcid.org\/0009-0000-3117-3340","authenticated-orcid":false,"given":"Jing","family":"Wang","sequence":"additional","affiliation":[{"name":"Department of Electronic and Computer Engineering, The Hong Kong University of Science and Technology, Hong Kong, SAR, China"}]},{"ORCID":"https:\/\/orcid.org\/0009-0008-4749-2141","authenticated-orcid":false,"given":"Qijun","family":"Zhang","sequence":"additional","affiliation":[{"name":"Department of Electronic and Computer Engineering, The Hong Kong University of Science and Technology, Hong Kong, SAR, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4001-264X","authenticated-orcid":false,"given":"Hongce","family":"Zhang","sequence":"additional","affiliation":[{"name":"Department of Electronic and Computer Engineering, The Hong Kong University of Science and Technology, Hong Kong, SAR, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4442-592X","authenticated-orcid":false,"given":"Zhiyao","family":"Xie","sequence":"additional","affiliation":[{"name":"Department of Electronic and Computer Engineering, The Hong Kong University of Science and Technology, Hong Kong, SAR, China"}]}],"member":"263","reference":[{"key":"ref1","article-title":"GPT-4 technical report","volume-title":"arXiv:2303.08774","author":"Achiam","year":"2023"},{"key":"ref2","article-title":"The dawn of AI-native EDA: Promises and challenges of large circuit models","author":"Chen","year":"2024","journal-title":"arXiv:2403.07257"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MLCAD58807.2023.10299852"},{"key":"ref4","article-title":"ChipNeMo: Domain-adapted LLMs for chip design","author":"Liu","year":"2023","journal-title":"arXiv:2311.00176"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD57390.2023.10323953"},{"key":"ref6","article-title":"On the viability of using LLMs for SW\/HW co-design: An example in designing CiM DNN accelerators","author":"Yan","year":"2023","journal-title":"arXiv:2306.06923"},{"key":"ref7","article-title":"Unleashing the potential of LLMs for quantum computing: A study in quantum architecture design","author":"Liang","year":"2023","journal-title":"arXiv:2307.08191"},{"key":"ref8","article-title":"LLM-assisted generation of hardware assertions","author":"Kande","year":"2023","journal-title":"arXiv:2306.14027"},{"key":"ref9","article-title":"Fixing hardware security bugs with large language models","author":"Ahmad","year":"2023","journal-title":"arXiv:2302.01215"},{"key":"ref10","article-title":"ChipGPT: How far are we from natural language hardware design","author":"Chang","year":"2023","journal-title":"arXiv:2305.14019"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/MLCAD58807.2023.10299874"},{"key":"ref12","article-title":"RTLLM: An open-source benchmark for design RTL generation with large language model","author":"Lu","year":"2023","journal-title":"arXiv:2308.05345"},{"key":"ref13","article-title":"VerilogEval: Evaluating large language models for Verilog code generation","author":"Liu","year":"2023","journal-title":"arXiv:2309.07544"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.23919\/date56975.2023.10137086"},{"key":"ref15","article-title":"AutoChip: Automating HDL generation using LLM feedback","author":"Thakur","year":"2023","journal-title":"arXiv:2311.04887"},{"key":"ref16","article-title":"Generating secure hardware using ChatgPT resistant to CWEs","volume-title":"Cryptol. ePrint Arch","author":"Nair","year":"2023"},{"key":"ref17","article-title":"MG-Verilog: Multi-grained dataset towards enhanced LLM-assisted Verilog generation","author":"Zhang","year":"2024","journal-title":"arXiv:2407.01910"},{"key":"ref18","article-title":"From English to ASIC: Hardware implementation with large language model","author":"Goh","year":"2024","journal-title":"arXiv:2403.07039"},{"key":"ref19","first-page":"1","article-title":"OpenLLM-RTL: Open dataset and benchmark for LLM-aided design RTL generation","volume-title":"Proc. IEEE\/ACM Int. Conf. Comput. Aided Design (ICCAD)","author":"Liu"},{"key":"ref20","article-title":"SpecLLM: Exploring generation and review of VLSI design specification with large language model","author":"Li","year":"2024","journal-title":"arXiv:2401.13266"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/3649329.3657356"},{"key":"ref22","article-title":"BetterV: Controlled Verilog generation with discriminative guidance","author":"Pei","year":"2024","journal-title":"arXiv:2402.03375"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2021.3124762"},{"key":"ref24","article-title":"CodeGen2: Lessons for training LLMs on programming and natural languages","author":"Nijkamp","year":"2023","journal-title":"arXiv:2305.02309"},{"key":"ref25","article-title":"StarCoder: May the source be with you!","author":"Li","year":"2023","journal-title":"arXiv:2305.06161"},{"key":"ref26","article-title":"Mistral 7B","author":"Jiang","year":"2023","journal-title":"arXiv:2310.06825"},{"key":"ref27","article-title":"Magicoder: Source code is all you need","author":"Wei","year":"2023","journal-title":"arXiv:2312.02120"},{"key":"ref28","article-title":"Standardizing the measurement of text diversity: A tool and a comparative analysis of scores","author":"Shaib","year":"2024","journal-title":"arXiv:2403.00553"},{"key":"ref29","article-title":"BRIO: Bringing order to abstractive summarization","author":"Liu","year":"2022","journal-title":"arXiv:2203.16804"},{"key":"ref30","first-page":"1","article-title":"Scheduled sampling for sequence prediction with recurrent neural networks","volume-title":"Proc. NeurIPs","author":"Bengio"},{"key":"ref31","volume-title":"VCS\u00ae Functional Verification Solution","year":"2021"},{"key":"ref32","volume-title":"Design Compiler\u00ae RTL Synthesis","year":"2021"},{"key":"ref33","article-title":"DeepSeek-coder: When the large language model meets programming\u2014The rise of code intelligence","author":"Guo","year":"2024","journal-title":"arXiv:2401.14196"},{"key":"ref34","first-page":"3505","article-title":"DeepSpeed: System optimizations enable training deep learning models with over 100 billion parameters","volume-title":"Proc. 26th ACM SIGKDD Int. Conf. Knowl. Discov. Data Min.","author":"Rasley"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-16214-0_42"},{"key":"ref36","article-title":"GPTQ: Accurate post-training compression for generative pretrained transformers","author":"Frantar","year":"2022","journal-title":"arXiv:2210.17323"},{"key":"ref37","first-page":"21558","article-title":"Is your code generated by ChatGPT really correct? Rigorous evaluation of large language models for code generation","volume-title":"Proc. 37th Adv. Neural Inf. Process. Syst.","volume":"36","author":"Liu"},{"key":"ref38","volume-title":"A framework for the evaluation of code generation models","author":"Ben Allal","year":"2022"},{"key":"ref39","article-title":"Scaling laws for neural language models","author":"Kaplan","year":"2020","journal-title":"arXiv:2001.08361"},{"key":"ref40","article-title":"Training a helpful and harmless assistant with reinforcement learning from human feedback","author":"Bai","year":"2022","journal-title":"arXiv:2204.05862"},{"key":"ref41","article-title":"AssertLLM: Generating and evaluating hardware verification assertions from design specifications via multi-LLMs","author":"Fang","year":"2024","journal-title":"arXiv:2402.00386"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/43\/10934961\/10720939.pdf?arnumber=10720939","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,11,21]],"date-time":"2025-11-21T18:43:14Z","timestamp":1763750594000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10720939\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,4]]},"references-count":41,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2024.3483089","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,4]]}}}