{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,24]],"date-time":"2025-04-24T04:06:40Z","timestamp":1745467600568,"version":"3.40.4"},"reference-count":26,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2025,5,1]],"date-time":"2025-05-01T00:00:00Z","timestamp":1746057600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,5,1]],"date-time":"2025-05-01T00:00:00Z","timestamp":1746057600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,5,1]],"date-time":"2025-05-01T00:00:00Z","timestamp":1746057600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100012166","name":"National Key Research and Development Program of China","doi-asserted-by":"publisher","award":["2022YFB3103800"],"award-info":[{"award-number":["2022YFB3103800"]}],"id":[{"id":"10.13039\/501100012166","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2025,5]]},"DOI":"10.1109\/tcad.2024.3490175","type":"journal-article","created":{"date-parts":[[2024,11,4]],"date-time":"2024-11-04T18:36:37Z","timestamp":1730745397000},"page":"1634-1647","source":"Crossref","is-referenced-by-count":0,"title":["ESM: A Plug-in Power Side Channel Shuffling Protection for Scalar Processors"],"prefix":"10.1109","volume":"44","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-0546-8131","authenticated-orcid":false,"given":"Yao","family":"Zhang","sequence":"first","affiliation":[{"name":"School of Cyber Science and Engineering, Wuhan University, Wuhan, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2218-0164","authenticated-orcid":false,"given":"Ming","family":"Tang","sequence":"additional","affiliation":[{"name":"School of Cyber Science and Engineering and the Key Laboratory of Aerospace Information Security and Trusted Computing, Wuhan University, Wuhan, China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-48405-1_25"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/978-0-387-38162-6"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-48405-1_26"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-54669-8_6"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-45146-4_27"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/2345770.2345782"},{"key":"ref7","first-page":"489","article-title":"RIJID: Random code injection to mask power analysis based side channel attacks","volume-title":"Proc. 44th Annu. Design Autom. Conf.","author":"Ambrose"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2016.7753323"},{"key":"ref9","first-page":"431","article-title":"Raccoon: Closing digital side-channels through obfuscated execution","volume-title":"Proc. 24th USENIX Secur. Symp. (USENIX Secur)","author":"Rane"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2019.00064"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/2086696.2086699"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2016.7495558"},{"key":"ref13","article-title":"Mitigating power attacks through fine-grained instruction reordering","author":"Chen","year":"2021","journal-title":"arXiv:2107.11336"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP52443.2021.00034"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-85053-3_27"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-28632-5_2"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-36400-5_3"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-031-04580-6_20"},{"key":"ref19","first-page":"115","article-title":"A testing methodology for side-channel resistance validation","volume-title":"Proc. NIST Non-Invasive Attack Test. Workshop","volume":"7","author":"Goodwill"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1007\/s00145-007-9013-7"},{"volume-title":"Optimizing Compilers for Modern Architectures: A Dependence-Based Approach","year":"2001","author":"Kennedy","key":"ref21"},{"issue":"1","key":"ref22","first-page":"1","article-title":"ERIST: An efficient randomized instruction insertion technique to counter side-channel attacks","volume":"43","author":"He","year":"2016","journal-title":"IAENG Int. J. Comput. Sci."},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ICCCT2.2015.7292760"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/HOST54066.2022.9840060"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2926114"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.21236\/ada605735"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/43\/10973215\/10742104.pdf?arnumber=10742104","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,4,23]],"date-time":"2025-04-23T05:13:16Z","timestamp":1745385196000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10742104\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,5]]},"references-count":26,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2024.3490175","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"type":"print","value":"0278-0070"},{"type":"electronic","value":"1937-4151"}],"subject":[],"published":{"date-parts":[[2025,5]]}}}