{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,24]],"date-time":"2026-06-24T15:20:55Z","timestamp":1782314455281,"version":"3.54.5"},"reference-count":38,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2025,5,1]],"date-time":"2025-05-01T00:00:00Z","timestamp":1746057600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,5,1]],"date-time":"2025-05-01T00:00:00Z","timestamp":1746057600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,5,1]],"date-time":"2025-05-01T00:00:00Z","timestamp":1746057600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2025,5]]},"DOI":"10.1109\/tcad.2024.3499898","type":"journal-article","created":{"date-parts":[[2024,11,14]],"date-time":"2024-11-14T13:38:19Z","timestamp":1731591499000},"page":"1981-1990","source":"Crossref","is-referenced-by-count":3,"title":["Direct Search Procedure for Functional Compaction With Improved Fault Coverage"],"prefix":"10.1109","volume":"44","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-5491-7282","authenticated-orcid":false,"given":"Irith","family":"Pomeranz","sequence":"first","affiliation":[{"name":"School of Electrical and Computer Engineering, Purdue University, West Lafayette, IN, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","article-title":"Silent data corruptions at scale","author":"Dixit","year":"2021","journal-title":"arXiv:2102.11245"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/3458336.3465297"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2023.3285094"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS48228.2024.10529392"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2023.3330821"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2005.863187"},{"key":"ref7","volume-title":"Hardware Design Verification: Simulation and Formal Method-Based Approaches","author":"Lam","year":"2008"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2001134"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2034347"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2179037"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2384040"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2397036"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2021.3108704"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/43.913755"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041810"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2005.68"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2006.260958"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2009.118"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2012.6187567"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2012.6401550"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2013.6569353"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2014.6873688"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2015.7116259"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2015.2498546"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2538800"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2016.2568210"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2016.2643663"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.23919\/DATE48585.2020.9116239"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ATS56056.2022.00027"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1996.545575"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1997.628895"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.1998.655916"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/288548.288592"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.2000.843847"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2512931"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2024.3429248"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1999.805824"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2005.1583983"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/43\/10973215\/10753496.pdf?arnumber=10753496","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,11,21]],"date-time":"2025-11-21T18:43:07Z","timestamp":1763750587000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10753496\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,5]]},"references-count":38,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2024.3499898","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,5]]}}}