{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,7]],"date-time":"2026-01-07T07:52:01Z","timestamp":1767772321404,"version":"3.45.0"},"reference-count":31,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2025,5,1]],"date-time":"2025-05-01T00:00:00Z","timestamp":1746057600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,5,1]],"date-time":"2025-05-01T00:00:00Z","timestamp":1746057600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,5,1]],"date-time":"2025-05-01T00:00:00Z","timestamp":1746057600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2025,5]]},"DOI":"10.1109\/tcad.2024.3499907","type":"journal-article","created":{"date-parts":[[2024,11,14]],"date-time":"2024-11-14T13:38:19Z","timestamp":1731591499000},"page":"1991-1999","source":"Crossref","is-referenced-by-count":2,"title":["COCO: Configuration-Based Compaction of a Compressed Topped-Off Test Set"],"prefix":"10.1109","volume":"44","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-5491-7282","authenticated-orcid":false,"given":"Irith","family":"Pomeranz","sequence":"first","affiliation":[{"name":"School of Electrical and Computer Engineering, Purdue University, West Lafayette, IN, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1992.279311"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1993.470645"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894283"},{"key":"ref4","first-page":"22","article-title":"A unified fault model and test generation procedure for interconnect opens and bridges","volume-title":"Proc. Eur. Test Symp.","author":"Reddy"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2005.36"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2007.4437603"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2011.5783735"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2012.6233046"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2323216"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2014.29"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2016.7519316"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2016.7805866"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2017.8242059"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2017.7928925"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2019.2921345"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2018.8400700"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2018.8624825"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/DFT50435.2020.9250810"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2024.3365355"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2044819"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2126574"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2011.39"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2013.2290085"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2014.6818796"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2018.8624872"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/VTS48691.2020.9107617"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ETS48528.2020.9131585"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2947340"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/3526241.3530359"},{"key":"ref30","first-page":"1","article-title":"Defect-based tests: A key enabler for successful migration to structural test","author":"Sengupta","year":"1999","journal-title":"Intel Technol. J."},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2001.966735"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/43\/10973215\/10753469.pdf?arnumber=10753469","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,11,21]],"date-time":"2025-11-21T18:43:07Z","timestamp":1763750587000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10753469\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,5]]},"references-count":31,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2024.3499907","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"type":"print","value":"0278-0070"},{"type":"electronic","value":"1937-4151"}],"subject":[],"published":{"date-parts":[[2025,5]]}}}