{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,1]],"date-time":"2026-04-01T18:22:18Z","timestamp":1775067738306,"version":"3.50.1"},"reference-count":27,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2025,5,1]],"date-time":"2025-05-01T00:00:00Z","timestamp":1746057600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,5,1]],"date-time":"2025-05-01T00:00:00Z","timestamp":1746057600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,5,1]],"date-time":"2025-05-01T00:00:00Z","timestamp":1746057600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"National CNRS 80PRIME Project CARMEM, in collaboration with STMicroelectronics-Crolles and SPINTEC-CEA Grenoble"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2025,5]]},"DOI":"10.1109\/tcad.2024.3506854","type":"journal-article","created":{"date-parts":[[2024,11,26]],"date-time":"2024-11-26T18:49:18Z","timestamp":1732646958000},"page":"2000-2013","source":"Crossref","is-referenced-by-count":5,"title":["SRAM Periphery Testing Using the Cell-Aware Test Methodology"],"prefix":"10.1109","volume":"44","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-8951-7580","authenticated-orcid":false,"given":"Xhesila","family":"Xhafa","sequence":"first","affiliation":[{"name":"Department of Microelectronics, LIRMM–University of Montpellier\/CNRS, Montpellier, France"}]},{"given":"Eric","family":"Faehn","sequence":"additional","affiliation":[{"name":"TDP Department, STMicroelectronics, Crolles, France"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0722-8772","authenticated-orcid":false,"given":"Patrick","family":"Girard","sequence":"additional","affiliation":[{"name":"Department of Microelectronics, LIRMM–University of Montpellier\/CNRS, Montpellier, France"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7398-7107","authenticated-orcid":false,"given":"Arnaud","family":"Virazel","sequence":"additional","affiliation":[{"name":"Department of Microelectronics, LIRMM–University of Montpellier\/CNRS, Montpellier, France"}]}],"member":"263","reference":[{"key":"ref1","article-title":"International roadmap for devices and systems.","year":"2020"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2020.3029600"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.2000.843856"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4757-6706-3"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ITC44170.2019.9000134"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ETS56758.2023.10174118"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2323216"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4419-0938-1"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2016.7519313"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-031-16344-9_17"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2001.990255"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/54.587738"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2006.203"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.29292\/jics.v3i1.276"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/DTIS.2009.4938056"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/date.2007.364647"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2007.19"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2005194"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090808"},{"key":"ref20","article-title":"TMAX user guide.","year":"2023"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1023\/A:1022802010738"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2011.6139151"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/icm.2012.6471396"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2033110"},{"key":"ref25","volume-title":"Testing Semiconductor Memories: Theory and Practice","author":"Van De Goor","year":"1991"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2004.1386943"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/MTDT.1998.705953"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/43\/10973215\/10767757.pdf?arnumber=10767757","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,4,23]],"date-time":"2025-04-23T05:09:15Z","timestamp":1745384955000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10767757\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,5]]},"references-count":27,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2024.3506854","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,5]]}}}