{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,18]],"date-time":"2026-03-18T14:23:38Z","timestamp":1773843818210,"version":"3.50.1"},"reference-count":50,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2025,6,1]],"date-time":"2025-06-01T00:00:00Z","timestamp":1748736000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"funder":[{"name":"European Union\u2019s Horizon 2020 Research and Innovation Programme under the Marie Sk\u0142odowska Curie Agreement","award":["956090"],"award-info":[{"award-number":["956090"]}]},{"name":"AMD under the Heterogeneous Accelerated Compute Cluster (HACC) Program"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2025,6]]},"DOI":"10.1109\/tcad.2024.3511343","type":"journal-article","created":{"date-parts":[[2024,12,4]],"date-time":"2024-12-04T19:08:40Z","timestamp":1733339320000},"page":"2181-2194","source":"Crossref","is-referenced-by-count":2,"title":["Parallel Accurate Minifloat MACCs for Neural Network Inference on Versal FPGAs"],"prefix":"10.1109","volume":"44","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-8409-0282","authenticated-orcid":false,"given":"Hans Jakob","family":"Damsgaard","sequence":"first","affiliation":[{"name":"SoC Hub Research Centre and the Wireless Research Centre, Tampere University, Tampere, Finland"}]},{"ORCID":"https:\/\/orcid.org\/0009-0005-9542-3317","authenticated-orcid":false,"given":"Konstantin J.","family":"Ho\u00dffeld","sequence":"additional","affiliation":[{"name":"AMD, Research and Advanced Development, Dresden, Germany"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2169-4606","authenticated-orcid":false,"given":"Jari","family":"Nurmi","sequence":"additional","affiliation":[{"name":"SoC Hub Research Centre and the Wireless Research Centre, Tampere University, Tampere, Finland"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3998-7896","authenticated-orcid":false,"given":"Thomas B.","family":"Preu\u00dfer","sequence":"additional","affiliation":[{"name":"AMD, Research and Advanced Development, Dresden, Germany"}]}],"member":"263","reference":[{"key":"ref1","article-title":"Rethinking floating point for deep learning","author":"Johnson","year":"2018","journal-title":"arXiv:1811.01721"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/FPL64840.2024.00048"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2011.44"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/3506713"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ieeestd.2020.9091348"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1515\/9783110203196"},{"key":"ref7","first-page":"14651","article-title":"FP8 quantization: The power of the exponent","volume-title":"Proc. 36th Adv. Neural Inf. Process. Syst.","author":"Kuzmin"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1016\/b978-1-55860-798-9.x5000-3"},{"key":"ref9","first-page":"1796","article-title":"Ultra-low precision 4-bit training of deep neural networks","volume-title":"Proc. 34th Adv. Neural Inf. Process. Syst.","author":"Sun"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2023.3235866"},{"key":"ref11","article-title":"Higher performance neural networks with small floating point","author":"Metzgen","year":"2021"},{"key":"ref12","first-page":"1","article-title":"Hybrid 8-bit floating point (HFP8) training and inference for deep neural networks","volume-title":"Proc. 33rd Adv. Neural Inf. Process. Syst.","author":"Sun"},{"key":"ref13","article-title":"Mixed precision training with 8-bit floating point","author":"Mellempudi","year":"2019","journal-title":"arXiv:1905.12334"},{"key":"ref14","first-page":"1","article-title":"Training deep neural networks with 8-bit floating point numbers","volume-title":"Proc. 32nd Adv. Neural Inf. Process. Syst.","author":"Wang"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8342167"},{"key":"ref16","volume-title":"BFloat16: The Secret to High Performance on Cloud TPUs","author":"Wang","year":"2024"},{"key":"ref17","volume-title":"TensorFloat-32 in the A100 GPU Accelerates AI Training, HPC up to 20x","author":"Kharya","year":"2020"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2009.5377624"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2016.2532874"},{"key":"ref20","article-title":"A2Q+: Improving accumulator-aware weight quantization","author":"Colbert","year":"2024","journal-title":"arXiv:2401.10432"},{"key":"ref21","volume-title":"UltraScale architecture and product data sheet: Overview","year":"2023"},{"key":"ref22","volume-title":"Versal architecture and product data sheet: Overview","year":"2023"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/FPL57034.2022.00035"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ICCV.2019.00141"},{"key":"ref25","article-title":"GPTQ: Accurate post-training Quantization for generative pre-trained transformers","author":"Frantar","year":"2023","journal-title":"arXiv:2210.17323"},{"key":"ref26","article-title":"A survey of Quantization methods for efficient neural network inference","author":"Gholami","year":"2021","journal-title":"arXiv:2103.13630"},{"key":"ref27","first-page":"7197","article-title":"Up or down? Adaptive rounding for post-training quantization","volume-title":"Proc. Int. Conf. Mach. Learn.","author":"Nagel"},{"key":"ref28","article-title":"Quantizing convolutional neural networks for low-power high-throughput inference engines","author":"Settle","year":"2018","journal-title":"arXiv:1805.07941"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/12.841125"},{"key":"ref30","article-title":"Design-space exploration for the Kulisch accumulator","author":"Uguen","year":"2017"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2009.50"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig.2010.70"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/2809432"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1007\/s00607-011-0164-x"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2010.24"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-12133-3_16"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1007\/s11227-012-0860-0"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.23919\/FPL.2017.8056863"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.2019.00045"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2019.00062"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1145\/3546182"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1145\/3645097"},{"key":"ref43","volume-title":"Versal ACAP Configurable Logic Block","year":"2023"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2016.90"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2008.4674784"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1145\/3242897"},{"key":"ref47","volume-title":"Chair of VLSI Design, Diagnostics and Architecture: PoC\u2014Pile of Cores","year":"2016"},{"key":"ref48","volume-title":"Vivado Design Suite Tcl Command Reference Guide","year":"2023"},{"key":"ref49","volume-title":"Floating-Point Operator V7.1: LogiCORE IP Product Guide","year":"2020"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2008.4762363"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/43\/11007940\/10777058.pdf?arnumber=10777058","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,21]],"date-time":"2025-05-21T05:04:31Z","timestamp":1747803871000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10777058\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,6]]},"references-count":50,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2024.3511343","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,6]]}}}