{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,25]],"date-time":"2026-06-25T16:34:23Z","timestamp":1782405263236,"version":"3.54.5"},"reference-count":19,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2025,6,1]],"date-time":"2025-06-01T00:00:00Z","timestamp":1748736000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,6,1]],"date-time":"2025-06-01T00:00:00Z","timestamp":1748736000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,6,1]],"date-time":"2025-06-01T00:00:00Z","timestamp":1748736000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100008838","name":"Shanghai Municipal Commission of Economy and Information","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100008838","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2025,6]]},"DOI":"10.1109\/tcad.2024.3515876","type":"journal-article","created":{"date-parts":[[2024,12,11]],"date-time":"2024-12-11T22:36:10Z","timestamp":1733956570000},"page":"2218-2225","source":"Crossref","is-referenced-by-count":1,"title":["FPGA Technology Mapping With Adaptive Gate Decomposition"],"prefix":"10.1109","volume":"44","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-2590-6338","authenticated-orcid":false,"given":"Chang","family":"Wu","sequence":"first","affiliation":[{"name":"School of Microelectronics, Fudan University, Shanghai, China"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/127601.127670"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1991.185334"},{"key":"ref3","first-page":"564","article-title":"Improved logic synthesis algorithms for table lookup architectures","volume-title":"IEEE Int. Conf. CAD Tech. Dig.","author":"Murgai"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/43.329262"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/43.273754"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1995.480022"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1995.241947"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/296399.296425"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-14295-6_5"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/360276.360298"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382677"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.882484"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/1117201.1117208"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2007.4397290"},{"key":"ref15","volume-title":"Polybench: The polyhedral benchmark suite","author":"Pouchet","year":"2012"},{"key":"ref16","first-page":"1","article-title":"The EPFL combinational benchmark suite","volume-title":"Proc. 24th Int. Workshop Logic Synth. (IWLS)","author":"Amar\u00fa"},{"key":"ref17","volume-title":"Vivado Design Suite User Guide","year":"2019"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/3543622.3573048"},{"key":"ref19","volume-title":"AGDMap","year":"2023"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/43\/11007940\/10793085.pdf?arnumber=10793085","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,21]],"date-time":"2025-05-21T05:58:45Z","timestamp":1747807125000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10793085\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,6]]},"references-count":19,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2024.3515876","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,6]]}}}