{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,1]],"date-time":"2026-04-01T18:48:45Z","timestamp":1775069325263,"version":"3.50.1"},"reference-count":28,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2025,6,1]],"date-time":"2025-06-01T00:00:00Z","timestamp":1748736000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,6,1]],"date-time":"2025-06-01T00:00:00Z","timestamp":1748736000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,6,1]],"date-time":"2025-06-01T00:00:00Z","timestamp":1748736000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2025,6]]},"DOI":"10.1109\/tcad.2024.3518412","type":"journal-article","created":{"date-parts":[[2024,12,16]],"date-time":"2024-12-16T19:25:07Z","timestamp":1734377107000},"page":"2168-2180","source":"Crossref","is-referenced-by-count":4,"title":["Optimized Modular Adder Architecture for Cryptographic Applications on FPGAs"],"prefix":"10.1109","volume":"44","author":[{"ORCID":"https:\/\/orcid.org\/0009-0004-2170-8064","authenticated-orcid":false,"given":"Madani","family":"Bachir","sequence":"first","affiliation":[{"name":"Laboratoire Systèmes Électroniques et Numériques, École Militaire Polytechnique, Algiers, Algeria"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6207-7626","authenticated-orcid":false,"given":"Azzaz Mohamed","family":"Salah","sequence":"additional","affiliation":[{"name":"Laboratoire Systèmes Électroniques et Numériques, École Militaire Polytechnique, Algiers, Algeria"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sadoudi","family":"Said","sequence":"additional","affiliation":[{"name":"Laboratoire Télécommunications, École Militaire Polytechnique, Algiers, Algeria"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1749-4417","authenticated-orcid":false,"given":"Kaibou","family":"Redouane","sequence":"additional","affiliation":[{"name":"Laboratoire Systèmes Électroniques et Numériques, École Militaire Polytechnique, Algiers, Algeria"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4877-9688","authenticated-orcid":false,"given":"Bruno","family":"da Silva","sequence":"additional","affiliation":[{"name":"Department of Electronics and Informatics, Vrije Universiteit Brussel, Brussels, Belgium"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TIE.2012.2186104"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MCAS.2010.936785"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1117\/12.359540"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2409113"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2905899"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.3390\/s21041451"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2022.3184786"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.3390\/electronics11142234"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2020.2988379"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/12.403725"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2016.2611561"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.2992747"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2021.3078691"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2022.3162626"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/dasip.2010.5706241"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/MELCON.2010.5476275"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2016.7577348"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2010.87"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2011.49"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2014.6927493"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/SCES50439.2020.9236737"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2019.00047"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.2011.22"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.6028\/nist.sp.800-186"},{"key":"ref25","volume-title":"Vivado Design Suite 7 Series FPGA and Zynq 7000 SoC Libraries Guide: UG953","year":"2023"},{"key":"ref26","volume-title":"7 Series FPGAs Configurable Logic Block User Guide: UG474","year":"2016"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1007\/s11227-018-02740-2"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig.2016.7857191"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/43\/11007940\/10802921.pdf?arnumber=10802921","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,21]],"date-time":"2025-05-21T06:02:03Z","timestamp":1747807323000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10802921\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,6]]},"references-count":28,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2024.3518412","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,6]]}}}