{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,28]],"date-time":"2026-10-28T16:42:27Z","timestamp":1793205747438,"version":"4.5.0"},"reference-count":32,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2025,6,1]],"date-time":"2025-06-01T00:00:00Z","timestamp":1748736000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,6,1]],"date-time":"2025-06-01T00:00:00Z","timestamp":1748736000000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,6,1]],"date-time":"2025-06-01T00:00:00Z","timestamp":1748736000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,6,1]],"date-time":"2025-06-01T00:00:00Z","timestamp":1748736000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100014553","name":"Samsung Advanced Institute of Technology","doi-asserted-by":"crossref","id":[{"id":"10.13039\/100014553","id-type":"DOI","asserted-by":"crossref"}]},{"name":"Institute for Learning-Enabled Optimization at Scale"},{"name":"NSF","award":["CCF-1704758"],"award-info":[{"award-number":["CCF-1704758"]}]},{"name":"NSF","award":["CCF-2112665"],"award-info":[{"award-number":["CCF-2112665"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2025,6]]},"DOI":"10.1109\/tcad.2024.3520521","type":"journal-article","created":{"date-parts":[[2024,12,19]],"date-time":"2024-12-19T14:25:39Z","timestamp":1734618339000},"page":"2029-2039","source":"Crossref","is-referenced-by-count":7,"title":["Multiobjective Optimization for Common-Centroid Placement of Analog Transistors"],"prefix":"10.1109","volume":"44","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-0629-9325","authenticated-orcid":false,"given":"Supriyo","family":"Maji","sequence":"first","affiliation":[{"name":"ECE Department, The University of Texas at Austin, Austin, TX, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Hyungjoo","family":"Park","sequence":"additional","affiliation":[{"name":"Electronic Department, Hanyang University, Seoul, South Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8610-4932","authenticated-orcid":false,"given":"Gi-Moon","family":"Hong","sequence":"additional","affiliation":[{"name":"ECE Department, The University of Texas at Austin, Austin, TX, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2638-7405","authenticated-orcid":false,"given":"Souradip","family":"Poddar","sequence":"additional","affiliation":[{"name":"ECE Department, The University of Texas at Austin, Austin, TX, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5705-2501","authenticated-orcid":false,"given":"David Z.","family":"Pan","sequence":"additional","affiliation":[{"name":"ECE Department, The University of Texas at Austin, Austin, TX, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","volume-title":"The Art of Analog Layout","author":"Hastings","year":"2001"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2016.2561970"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.23919\/DATE51398.2021.9474244"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2856031"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2687980"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.1999.867835"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1998.704569"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ESSDERC59256.2023.10268572"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ASP-DAC52403.2022.9712576"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/iscas.2005.1465715"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2003.820257"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/SMACD.2017.7981584"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2005.1465258"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2729402"},{"key":"ref15","first-page":"635","article-title":"Analytical-based approach for capacitor placement with gradient error compensation and device correlation enhancement in analog integrated circuits","volume-title":"Proc. Int. Conf. Comput.-Aided Design","author":"Lin"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2511146"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2023.3238880"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.23919\/DATE54114.2022.9774640"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD51958.2021.9643532"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2024.3402988"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.23919\/DATE58400.2024.10546584"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TEVC.2007.900837"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1016\/j.engappai.2020.104102"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1126\/science.220.4598.671"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/1055137.1055161"},{"key":"ref26","first-page":"1","article-title":"Placement in integrated circuits using cyclic reinforcement learning and simulated annealing","volume-title":"Proc. 34th Conf. Neural Inf. Process. Syst.","author":"Vashisht"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2204993"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2064490"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2003.1249396"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2006.320869"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/43.331412"},{"key":"ref32","volume-title":"Virtuoso Custom IC Design Environment","year":"2021"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"https:\/\/ieeexplore.ieee.org\/ielam\/43\/11007940\/10807298-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/43\/11007940\/10807298.pdf?arnumber=10807298","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,21]],"date-time":"2025-05-21T02:00:50Z","timestamp":1747792850000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10807298\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,6]]},"references-count":32,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2024.3520521","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,6]]}}}