{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,11]],"date-time":"2026-03-11T17:09:36Z","timestamp":1773248976581,"version":"3.50.1"},"reference-count":34,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2025,7,1]],"date-time":"2025-07-01T00:00:00Z","timestamp":1751328000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,7,1]],"date-time":"2025-07-01T00:00:00Z","timestamp":1751328000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,7,1]],"date-time":"2025-07-01T00:00:00Z","timestamp":1751328000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"crossref","award":["62304192"],"award-info":[{"award-number":["62304192"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"crossref"}]},{"DOI":"10.13039\/501100001809","name":"ACCESS\u2014AI Chip Center for Emerging Smart Systems, sponsored by InnoHK Funding, Hong Kong, SAR","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2025,7]]},"DOI":"10.1109\/tcad.2024.3522877","type":"journal-article","created":{"date-parts":[[2024,12,25]],"date-time":"2024-12-25T14:29:32Z","timestamp":1735136972000},"page":"2751-2764","source":"Crossref","is-referenced-by-count":1,"title":["An Architecture-Level CPU Modeling Framework for Power and Other Design Qualities"],"prefix":"10.1109","volume":"44","author":[{"ORCID":"https:\/\/orcid.org\/0009-0008-4749-2141","authenticated-orcid":false,"given":"Qijun","family":"Zhang","sequence":"first","affiliation":[{"name":"Department of Electronic and Computer Engineering, The Hong Kong University of Science and Technology, Hong Kong, SAR"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0000-8983-683X","authenticated-orcid":false,"given":"Mengming","family":"Li","sequence":"additional","affiliation":[{"name":"Department of Electronic and Computer Engineering, The Hong Kong University of Science and Technology, Hong Kong, SAR"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Andrea","family":"Mondelli","sequence":"additional","affiliation":[{"name":"Huawei, Hong Kong, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4442-592X","authenticated-orcid":false,"given":"Zhiyao","family":"Xie","sequence":"additional","affiliation":[{"name":"Department of Electronic and Computer Engineering, The Hong Kong University of Science and Technology, Hong Kong, SAR"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","volume-title":"PowerPro RTL Low-Power","year":"2023"},{"key":"ref2","volume-title":"PrimePower: RTL to Signoff Power Analysis","year":"2023"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669172"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2352354"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2020.3002723"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/342001.339657"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056064"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2015.74"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2063384.2063454"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2015.7273512"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.3013062"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2022.3169464"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/3566097.3567844"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2007.346211"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD51958.2021.9643455"},{"key":"ref17","first-page":"1","article-title":"Sonicboom: The 3rd generation Berkeley out-of-order machine","volume-title":"Proc. CARRV","author":"Zhao"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD57390.2023.10323665"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.2307\/2699986"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/2939672.2939785"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1162\/neco.1997.9.8.1735"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/3508352.3549375"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2020.2996616"},{"key":"ref24","volume-title":"RISC-V tests","year":"2022"},{"key":"ref25","volume-title":"VCS\u00ae functional verification solution","year":"2021"},{"key":"ref26","volume-title":"Design compiler\u00ae RTL synthesis","year":"2021"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2016.04.006"},{"key":"ref28","first-page":"1","article-title":"Risc5: Implementing the RISC-V ISA in gem5","volume-title":"Proc. CARRV","author":"Roelke"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2016.2562920"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/LES.2018.2866594"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.876103"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2021.3079166"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC53511.2021.00025"},{"key":"ref34","volume-title":"CACTI 6.0: A Tool to Model Large Caches","author":"Muralimanohar","year":"2009"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/43\/11044910\/10816030.pdf?arnumber=10816030","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,11,21]],"date-time":"2025-11-21T18:43:14Z","timestamp":1763750594000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10816030\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,7]]},"references-count":34,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2024.3522877","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,7]]}}}