{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,7]],"date-time":"2026-02-07T20:53:25Z","timestamp":1770497605603,"version":"3.49.0"},"reference-count":34,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2025,7,1]],"date-time":"2025-07-01T00:00:00Z","timestamp":1751328000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,7,1]],"date-time":"2025-07-01T00:00:00Z","timestamp":1751328000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,7,1]],"date-time":"2025-07-01T00:00:00Z","timestamp":1751328000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100012166","name":"National Key Research and Development Program of China","doi-asserted-by":"publisher","award":["2020YFA0711900"],"award-info":[{"award-number":["2020YFA0711900"]}],"id":[{"id":"10.13039\/501100012166","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100012166","name":"National Key Research and Development Program of China","doi-asserted-by":"publisher","award":["2020YFA0711901"],"award-info":[{"award-number":["2020YFA0711901"]}],"id":[{"id":"10.13039\/501100012166","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China (NSFC) Research Projects","doi-asserted-by":"publisher","award":["62474050"],"award-info":[{"award-number":["62474050"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China (NSFC) Research Projects","doi-asserted-by":"publisher","award":["62304052"],"award-info":[{"award-number":["62304052"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China (NSFC) Research Projects","doi-asserted-by":"publisher","award":["62141407"],"award-info":[{"award-number":["62141407"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China (NSFC) Research Projects","doi-asserted-by":"publisher","award":["92473207"],"award-info":[{"award-number":["92473207"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China (NSFC) Research Projects","doi-asserted-by":"publisher","award":["62474051"],"award-info":[{"award-number":["62474051"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China (NSFC) Research Projects","doi-asserted-by":"publisher","award":["92373207"],"award-info":[{"award-number":["92373207"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2025,7]]},"DOI":"10.1109\/tcad.2024.3522880","type":"journal-article","created":{"date-parts":[[2024,12,26]],"date-time":"2024-12-26T19:13:23Z","timestamp":1735240403000},"page":"2765-2778","source":"Crossref","is-referenced-by-count":2,"title":["APPLE-DSE: Asynchronous Parallel Pareto Set Learning for Microarchitecture Design Space Exploration"],"prefix":"10.1109","volume":"44","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-8977-2725","authenticated-orcid":false,"given":"Xuyang","family":"Zhao","sequence":"first","affiliation":[{"name":"School of Microelectronics, State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7916-4494","authenticated-orcid":false,"given":"Tianning","family":"Gao","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, University of Texas at Dallas, Dallas, TX, USA"}]},{"ORCID":"https:\/\/orcid.org\/0009-0009-9726-104X","authenticated-orcid":false,"given":"Zheng","family":"Wu","sequence":"additional","affiliation":[{"name":"School of Microelectronics, State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7315-3150","authenticated-orcid":false,"given":"Zhaori","family":"Bi","sequence":"additional","affiliation":[{"name":"School of Microelectronics, State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8936-3945","authenticated-orcid":false,"given":"Changhao","family":"Yan","sequence":"additional","affiliation":[{"name":"School of Microelectronics, State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2164-8175","authenticated-orcid":false,"given":"Fan","family":"Yang","sequence":"additional","affiliation":[{"name":"School of Microelectronics, State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6101-675X","authenticated-orcid":false,"given":"Sheng-Guo","family":"Wang","sequence":"additional","affiliation":[{"name":"School of Microelectronics, State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China"}]},{"given":"Dian","family":"Zhou","sequence":"additional","affiliation":[{"name":"School of Microelectronics, State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8097-4053","authenticated-orcid":false,"given":"Xuan","family":"Zeng","sequence":"additional","affiliation":[{"name":"School of Microelectronics, State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/6.993786"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.923415"},{"key":"ref3","article-title":"Instruction sets should be free: The case for RISC-V","author":"Asanovi\u0107","year":"2014"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2020.2996616"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228584"},{"key":"ref6","article-title":"The Berkeley out-of-order machine (BOOM): An industry-competitive, synthesizable, parameterized RISC-V processor","author":"Celio","year":"2015"},{"key":"ref7","first-page":"1","article-title":"SonicBOOM: The 3rd generation Berkeley out-of-order machine","volume-title":"Proc. 4th Workshop Comput. Archit. Res. (RISC-V)","author":"Zhao"},{"key":"ref8","article-title":"The rocket chip generator","author":"Asanovic","year":"2016"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/3489517.3530672"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/4235.996017"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TEVC.2007.892759"},{"key":"ref13","first-page":"1","article-title":"On learning-based methods for design-space exploration with high-level synthesis","volume-title":"Proc. ACM\/EDAC\/IEEE 50th Annu. Design Autom. Conf. (DAC)","author":"Liu"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD51958.2021.9643455"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/3511472"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/DAC56929.2023.10247687"},{"key":"ref17","first-page":"507","article-title":"Multi-objective bayesian optimization over high-dimensional search spaces","volume-title":"Proc. 38th Conf. Uncertain. Artif. Intell. (UAI)","author":"Daulton"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1613\/jair.4806"},{"key":"ref19","first-page":"7021","article-title":"Bayesian optimization over high-dimensional combinatorial spaces via dictionary-based embeddings","volume-title":"Proc. 26th Int. Conf. Artif. Intell. Statist. (AISTATS)","author":"Deshwal"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/3597931"},{"key":"ref21","first-page":"515","article-title":"Gaussian processes for regression","volume-title":"Proc. Adv. Neural Inf. Process. Syst. (NeurIPS)","author":"Williams"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.7551\/mitpress\/3206.001.0001"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1007\/BF02591870"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1016\/0305-0548(87)90069-4"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TEVC.2005.851274"},{"key":"ref26","first-page":"12760","article-title":"Bayesian optimization over discrete and mixed spaces via probabilistic reparameterization","volume-title":"Proc. 36th Adv. Neural Inf. Process. Syst. (NeurIPS)","author":"Daulton"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1016\/0377-2217(95)00107-7"},{"key":"ref28","first-page":"19231","article-title":"Pareto set learning for expensive multi-objective optimization","volume-title":"Proc. 36th Adv. Neural Inf. Process. Syst. (NeurIPS)","author":"Lin"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2016.04.006"},{"key":"ref30","first-page":"1","article-title":"Verilator 4.0: Open simulation goes multithreaded","volume-title":"Proc. Open Source Digit. Design Conf. (ORConf)","author":"Snyder"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/3630013"},{"key":"ref32","first-page":"2187","article-title":"Parallel Bayesian optimization of multiple noisy objectives with expected Hypervolume improvement","volume-title":"Proc. 35th Adv. Neural Inf. Process. Syst. (NeurIPS)","author":"Daulton"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/2939672.2939785"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.5555\/1953048.2078195"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/43\/11044910\/10816072.pdf?arnumber=10816072","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,24]],"date-time":"2025-06-24T07:08:51Z","timestamp":1750748931000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10816072\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,7]]},"references-count":34,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2024.3522880","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,7]]}}}