{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,9]],"date-time":"2026-10-09T11:42:37Z","timestamp":1791546157060,"version":"4.3.4"},"reference-count":20,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2025,7,1]],"date-time":"2025-07-01T00:00:00Z","timestamp":1751328000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by-nc-nd\/4.0\/"}],"funder":[{"name":"the Spanish Ministry of Economy and Competitiveness","award":["PDC2022-133429-I00"],"award-info":[{"award-number":["PDC2022-133429-I00"]}]},{"name":"the Spanish Ministry of Economy and Competitiveness","award":["PID2021-125549OB-I00"],"award-info":[{"award-number":["PID2021-125549OB-I00"]}]},{"name":"EU Next Generation"},{"DOI":"10.13039\/100012818","name":"Comunidad de Madrid","doi-asserted-by":"publisher","award":["IND2020\/TIC-17435"],"award-info":[{"award-number":["IND2020\/TIC-17435"]}],"id":[{"id":"10.13039\/100012818","id-type":"DOI","asserted-by":"publisher"}]},{"name":"European Union FEDER Funds"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2025,7]]},"DOI":"10.1109\/tcad.2025.3526053","type":"journal-article","created":{"date-parts":[[2025,1,7]],"date-time":"2025-01-07T14:34:10Z","timestamp":1736260450000},"page":"2558-2570","source":"Crossref","is-referenced-by-count":4,"title":["Reverse-Engineering Optimization Techniques of High-Level Synthesis: Practical Insights Into Accelerating Applications With AMD-Xilinx Vitis"],"prefix":"10.1109","volume":"44","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-1243-9283","authenticated-orcid":false,"given":"Jorge","family":"Koronis","sequence":"first","affiliation":[{"name":"Departamento de Arquitectura de Computadores y Automática, Facultad de Informática, Universidad Complutense de Madrid, Madrid, Spain"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5064-2587","authenticated-orcid":false,"given":"Oscar","family":"Garnica","sequence":"additional","affiliation":[{"name":"Departamento de Arquitectura de Computadores y Automática, Facultad de Informática, Universidad Complutense de Madrid, Madrid, Spain"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3046-6368","authenticated-orcid":false,"given":"J.","family":"Ignacio Hidalgo","sequence":"additional","affiliation":[{"name":"Departamento de Arquitectura de Computadores y Automática, Facultad de Informática, Universidad Complutense de Madrid, Madrid, Spain"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4192-1300","authenticated-orcid":false,"given":"Juan","family":"Lanchares D\u00e1vila","sequence":"additional","affiliation":[{"name":"Departamento de Arquitectura de Computadores y Automática, Facultad de Informática, Universidad Complutense de Madrid, Madrid, Spain"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","volume-title":"High-Level Synthesis Blue Book","author":"Fingeroff","year":"2010"},{"key":"ref2","volume-title":"Introduction \u2022 Vitis High-Level Synthesis User Guide (UG1399) \u2022 Reader \u2022 AMD Adaptive Computing Documentation Portal","year":"2025"},{"key":"ref3","volume-title":"5. Using the HLS Kernel in the Vitis Tool Vitis\u2122 Tutorials 2020.1 Documentation","year":"2025"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2513673"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2015.0798"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2019.2912916"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.23919\/DATE48585.2020.9116473"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/3240765.3240815"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ICM.2017.8268827"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2016.7577358"},{"key":"ref11","volume-title":"Using Alveo Cards to Accelerate Dynamic Workloads","year":"2025"},{"key":"ref12","volume-title":"Getting Started with Vitis \u2022 Vitis Unified Software Platform Documentation: Application Acceleration Development (UG1393) \u2022 Reader \u2022 AMD Adaptive Computing Documentation Portal","year":"2025"},{"key":"ref13","volume-title":"Xilinx\u00ae Runtime (XRT) Architecture XRT Master Documentation","year":"2025"},{"key":"ref14","volume-title":"SOM Landing Page SOM Documentation","year":"2025"},{"key":"ref15","volume-title":"Alveo U280 Data Center Accelerator Card User Guide","year":"2025"},{"key":"ref16","volume-title":"Optimizing the Hardware Function","year":"2025"},{"key":"ref17","volume-title":"Enabling Concurrent Processing With DATAFLOW","year":"2025"},{"key":"ref18","volume-title":"Pipelining RISC-V","author":"Weaver","year":"2025"},{"key":"ref19","volume-title":"RISC-V CPU control, pipelining","author":"Riasanovsky","year":"2025"},{"key":"ref20","volume-title":"LLVM\u2019s analysis and transform passes LLVM 18.0.0git documentation","year":"2025"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/43\/11044910\/10830788.pdf?arnumber=10830788","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,11,21]],"date-time":"2025-11-21T18:43:15Z","timestamp":1763750595000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10830788\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,7]]},"references-count":20,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2025.3526053","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,7]]}}}