{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,8,18]],"date-time":"2026-08-18T00:27:38Z","timestamp":1787012858650,"version":"build-2736575974"},"reference-count":47,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2025,7,1]],"date-time":"2025-07-01T00:00:00Z","timestamp":1751328000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,7,1]],"date-time":"2025-07-01T00:00:00Z","timestamp":1751328000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,7,1]],"date-time":"2025-07-01T00:00:00Z","timestamp":1751328000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"TRISTAN","award":["101095947"],"award-info":[{"award-number":["101095947"]}]},{"name":"ISOLDE Projects","award":["101112274"],"award-info":[{"award-number":["101112274"]}]},{"name":"Chips Joint Undertaking (CHIPS JU) of the European Union\u2019s Horizon Europe\u2019s Research and Innovation Programme and its members"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2025,7]]},"DOI":"10.1109\/tcad.2025.3528349","type":"journal-article","created":{"date-parts":[[2025,1,10]],"date-time":"2025-01-10T15:31:47Z","timestamp":1736523107000},"page":"2488-2502","source":"Crossref","is-referenced-by-count":19,"title":["Spatz: Clustering Compact RISC-V-Based Vector Units to Maximize Computing Efficiency"],"prefix":"10.1109","volume":"44","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-2413-8592","authenticated-orcid":false,"given":"Matteo","family":"Perotti","sequence":"first","affiliation":[{"name":"Integrated Systems Laboratory, ETH Zurich, Zurich, Switzerland"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5772-6377","authenticated-orcid":false,"given":"Samuel","family":"Riedel","sequence":"additional","affiliation":[{"name":"Integrated Systems Laboratory, ETH Zurich, Zurich, Switzerland"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9199-1708","authenticated-orcid":false,"given":"Matheus","family":"Cavalcante","sequence":"additional","affiliation":[{"name":"Integrated Systems Laboratory, ETH Zurich, Zurich, Switzerland"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8068-3806","authenticated-orcid":false,"given":"Luca","family":"Benini","sequence":"additional","affiliation":[{"name":"Integrated Systems Laboratory, ETH Zurich, Zurich, Switzerland"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","article-title":"Cross-disciplinary innovations required for the future of computing","volume-title":"Proc. 58th Design Autom. Conf","author":"Naffziger"},{"key":"ref2","article-title":"Memory solutions for HPC & AI: An overview, session from \u2018short course 2: next-generation high-speed memory for AI and high performance compute","volume-title":"Proc. Int. Electron Devices Meeting","author":"Wuu"},{"key":"ref3","volume-title":"GAP9 Datasheet","year":"2024"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2717782"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2878168"},{"key":"ref6","article-title":"Future prospects of in-and near-memory computing, session from \u2018short course 2: next-generation high-speed memory for AI and high performance compute","volume-title":"Proc. Int. Electron Devices Meeting","author":"Verma"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/359576.359579"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2016.7838381"},{"key":"ref9","volume-title":"The RISC-V Instruction Set Manual, Volume I: User-Level ISA, Document Version 20191214-Draft","author":"Waterman","year":"2019"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/3624062.3624231"},{"key":"ref11","volume-title":"RISC-V \u2018V\u2019 vector extension, version 1.0","year":"2022"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2020.3027900"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/3508352.3549367"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2926114"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/3575861"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2024.3388896"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI54635.2022.00021"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2017.35"},{"key":"ref19","volume-title":"Nvidia H100 Tensor Core GPU Architecture","year":"2022"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/17356.17362"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2021.3075420"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/2890498"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/PATMOS.2016.7833424"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2013.77"},{"key":"ref25","article-title":"Scalable MatMul-free language modeling","author":"Zhu","year":"2024","journal-title":"arXiv:2406.02528"},{"key":"ref26","first-page":"9","article-title":"Balance principles for algorithm-architecture co-design","volume-title":"Proc. 3rd USENIX Conf. Hot Topic Parallelism","author":"Czechowski"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358277"},{"key":"ref28","volume-title":"OpenHW Group Extension Interface","year":"2022"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2020.3044752"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH54963.2022.00010"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2016.2546249"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/esscirc53450.2021.9567767"},{"key":"ref33","volume-title":"Intel AVX-512 Instructions, Intel Softw. Dev. Zone","author":"Reinders","year":"2017"},{"key":"ref34","volume-title":"The Converged Vector ISA: Intel\u00ae Advanced Vector Extensions 10","year":"2023"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2003.1207017"},{"key":"ref36","volume-title":"Introduction to Armv8.1-M architecture","year":"2019"},{"key":"ref37","volume-title":"SiFive Performance P270","year":"2022"},{"key":"ref38","first-page":"1","article-title":"SiFive: P870 high-performance RISC-V processor","volume-title":"Proc. Hot Chips, Symp. High-Perform. Chips"},{"key":"ref39","volume-title":"SiFive Intelligence X280","year":"2022"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1145\/359327.359336"},{"key":"ref41","first-page":"1","article-title":"Fujitsu high performance CPU for the post-K computer","volume-title":"Proc. Hot Chips, Symp. High Perform. Chips","author":"Yoshida"},{"key":"ref42","volume-title":"Green500 list\u2014November 2022","year":"2022"},{"key":"ref43","volume-title":"Arm Cortex-M55 Processor Datasheet","year":"2020"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.4230\/LIPIcs.ECRTS.2021.1"},{"key":"ref45","article-title":"Arrow: A RISC-V vector accelerator for machine learning inference","author":"Al Assir","year":"2021","journal-title":"arXiv:2107.07169"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/FDL50818.2020.9232940"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1145\/3597031.3597047"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/43\/11044910\/10836838.pdf?arnumber=10836838","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,11,21]],"date-time":"2025-11-21T18:43:14Z","timestamp":1763750594000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10836838\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,7]]},"references-count":47,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2025.3528349","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,7]]}}}