{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,25]],"date-time":"2025-06-25T04:06:31Z","timestamp":1750824391584,"version":"3.41.0"},"reference-count":40,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2025,7,1]],"date-time":"2025-07-01T00:00:00Z","timestamp":1751328000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,7,1]],"date-time":"2025-07-01T00:00:00Z","timestamp":1751328000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,7,1]],"date-time":"2025-07-01T00:00:00Z","timestamp":1751328000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"Research Project EcoMobility through the EC","award":["101112306"],"award-info":[{"award-number":["101112306"]}]},{"name":"BMBF","award":["16MEE0316"],"award-info":[{"award-number":["16MEE0316"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2025,7]]},"DOI":"10.1109\/tcad.2025.3528355","type":"journal-article","created":{"date-parts":[[2025,1,10]],"date-time":"2025-01-10T20:31:47Z","timestamp":1736541107000},"page":"2503-2515","source":"Crossref","is-referenced-by-count":0,"title":["Superscalar Time-Triggered Versatile-Tensor Accelerator"],"prefix":"10.1109","volume":"44","author":[{"ORCID":"https:\/\/orcid.org\/0009-0003-7665-7543","authenticated-orcid":false,"given":"Yosab","family":"Bebawy","sequence":"first","affiliation":[{"name":"Chair for Embedded Systems, Faculty IV, University of Siegen, Siegen, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0001-4289-0342","authenticated-orcid":false,"given":"Aniebiet","family":"Micheal Ezekiel","sequence":"additional","affiliation":[{"name":"Chair for Embedded Systems, Faculty IV, University of Siegen, Siegen, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0002-4483-1503","authenticated-orcid":false,"given":"Roman","family":"Obermaisser","sequence":"additional","affiliation":[{"name":"Chair for Embedded Systems, Faculty IV, University of Siegen, Siegen, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/3626314"},{"issue":"4","key":"ref2","doi-asserted-by":"crossref","first-page":"579","DOI":"10.3390\/make2040031","article-title":"Challenges of machine learning applied to safety-critical cyber-physical systems","volume":"2","author":"Pereira","year":"2020","journal-title":"Mach. Learn. Knowl. Extr."},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/DSD60849.2023.00030"},{"key":"ref4","first-page":"1","article-title":"Can we trust AI-powered real-time embedded systems?","volume-title":"Proc. 3rd Workshop Next Gener. Real-Time Embed. Syst. (NG-RES)","author":"Buttazzo"},{"issue":"2","key":"ref5","first-page":"44","article-title":"DARPA\u2019s explainable artificial intelligence (XAI) program","volume":"40","author":"Gunning","year":"2019","journal-title":"AI Mag."},{"volume-title":"Techniques to detect and mitigate adversarial attacks through augmentation of training data: A systematic review","year":"2023","author":"Dabke","key":"ref6"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/3461702.3462566"},{"issue":"6","key":"ref8","doi-asserted-by":"crossref","first-page":"81","DOI":"10.3390\/electronics7060081","article-title":"A survey on formal verification techniques for safety-critical systems-on-chip","volume":"7","author":"Grimm","year":"2018","journal-title":"Electronics"},{"volume-title":"Road Vehicles-Safety of the Intended Functionality","year":"2019","key":"ref9"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1007\/s41781-019-0027-2"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2008.5217785"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/3549526"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/IECON.2018.8591540"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2024.3349956"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.4236\/jsea.2013.65028"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2022.3170102"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-95246-8_5"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/3466752.3480127"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593105"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/3229762.3229766"},{"key":"ref21","article-title":"VTA: An open hardware-software stack for deep learning","author":"Moreau","year":"2018","journal-title":"arXiv:1807.04188"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ETFA61755.2024.10710675"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/3242897"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/AICAS54282.2022.9869997"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM48280.2020.00071"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/CDS52072.2021.00008"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/icpr.2016.7900006"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.3390\/s20195450"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ISCC50000.2020.9219647"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/RTCSA55878.2022.00027"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ETFA.2017.8247615"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/3358183"},{"key":"ref33","doi-asserted-by":"crossref","first-page":"75","DOI":"10.1016\/j.future.2018.01.015","article-title":"ppXen: A hypervisor CPU scheduler for mitigating performance variability in virtualized clouds","volume":"83","author":"Asyabi","year":"2018","journal-title":"Future Gener. Comput. Syst."},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.5772\/intechopen.86769"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/UCC.2015.19"},{"key":"ref36","first-page":"51","volume-title":"Chapter Three\u2014Hardware Accelerator Systems for Artificial Intelligence and Machine Learning","volume":"122","author":"Park","year":"2021"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.5555\/3291168.3291211"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/CoDIT62066.2024.10708250"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2011.4"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-42438-5_11"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/43\/11044910\/10836726.pdf?arnumber=10836726","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,24]],"date-time":"2025-06-24T07:06:26Z","timestamp":1750748786000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10836726\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,7]]},"references-count":40,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2025.3528355","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"type":"print","value":"0278-0070"},{"type":"electronic","value":"1937-4151"}],"subject":[],"published":{"date-parts":[[2025,7]]}}}