{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,14]],"date-time":"2026-03-14T18:29:39Z","timestamp":1773512979618,"version":"3.50.1"},"reference-count":62,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2025,8,1]],"date-time":"2025-08-01T00:00:00Z","timestamp":1754006400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,8,1]],"date-time":"2025-08-01T00:00:00Z","timestamp":1754006400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,8,1]],"date-time":"2025-08-01T00:00:00Z","timestamp":1754006400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100012166","name":"National Key Research and Development Program of China","doi-asserted-by":"publisher","award":["2023YFB3002902"],"award-info":[{"award-number":["2023YFB3002902"]}],"id":[{"id":"10.13039\/501100012166","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100012226","name":"Fundamental Research Funds for the Central Universities","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100012226","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2025,8]]},"DOI":"10.1109\/tcad.2025.3537975","type":"journal-article","created":{"date-parts":[[2025,1,31]],"date-time":"2025-01-31T13:32:41Z","timestamp":1738330361000},"page":"2979-2991","source":"Crossref","is-referenced-by-count":3,"title":["DynMap: A Heuristic Dynamic Mapper for CGRA Multitask Dynamic Resource Allocation"],"prefix":"10.1109","volume":"44","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-1189-7661","authenticated-orcid":false,"given":"Yufei","family":"Yang","sequence":"first","affiliation":[{"name":"School of Electronics and Information Engineering, Harbin Institute of Technology, Harbin, Heilongjiang, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1399-0352","authenticated-orcid":false,"given":"Chenhao","family":"Xie","sequence":"additional","affiliation":[{"name":"School of Computer Science and Engineering, Beihang University, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5834-9772","authenticated-orcid":false,"given":"Liansheng","family":"Liu","sequence":"additional","affiliation":[{"name":"School of Electronics and Information Engineering, Harbin Institute of Technology, Harbin, Heilongjiang, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xiyuan","family":"Peng","sequence":"additional","affiliation":[{"name":"School of Electronics and Information Engineering, Harbin Institute of Technology, Harbin, Heilongjiang, China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP52443.2021.00030"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.3022015"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.23919\/DATE54114.2022.9774520"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/3503222.3507772"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ASP-DAC52403.2022.9712571"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2004.17"},{"key":"ref7","article-title":"Reinforcement learning approach for mapping applications to dataflow-based coarse-grained reconfigurable array","author":"Chang","year":"2022","journal-title":"arXiv:2205.13675"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/iccad.2017.8203842"},{"key":"ref9","volume-title":"StreamingBench","author":"Tan","year":"2023"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2018.8465799"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2006.25"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2020.3047638"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/reconfig48160.2019.8994781"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/hipc50609.2020.00033"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA52012.2021.00084"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18074.2021.9586267"},{"key":"ref17","volume-title":"Intel, Tsinghua University and Montage Technology Collaborate to Bring Indigenous Data Center Solutions to China","year":"2023"},{"key":"ref18","volume-title":"Intel\u24c7 Hyper-Threading Technology","year":"2023"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/3330345.3330364"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062262"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218711"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2020.3009225"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2021.3107746"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/3579371.3589081"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2098571"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18074.2021.9586255"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA53966.2022.00040"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2878183"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750414"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/3357375"},{"key":"ref31","volume-title":"PolyBench","author":"Pouchet","year":"2023"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/3470496.3527426"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS51385.2021.00024"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/VR.2017.7892302"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2002.1188678"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2021.3092781"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1145\/2499370.2462163"},{"key":"ref38","volume-title":"Multi-Process Service","year":"2023"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080256"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1145\/980152.980156"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1145\/2638558"},{"key":"ref42","volume-title":"Accelerated Computing with a Reconfigurable Dataflow Architecture","year":"2023"},{"key":"ref43","volume-title":"RDU: The GPU Alternative. Power the Most Demanding Generative and Agentic AI Workloads With the Most Performant and Capable Processor, Purpose-Built for AI","year":"2023"},{"key":"ref44","volume-title":"The Big.Little Octa-Core Mobile Processor With 20nm HKMG Process","year":"2023"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA53966.2022.00030"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00054"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD50377.2020.00070"},{"key":"ref48","volume-title":"Sysbios Ti-rtos for Processors, MCU and Wireless Connectivity","year":"2023"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2016.7783718"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA52012.2021.00039"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2014.6853234"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2019.00019"},{"key":"ref53","first-page":"230","article-title":"An adaptive resource partitioning algorithm for SMT processors","volume-title":"Proc. Int. Conf. Parallel Archit. Compil. Techn. (PACT)","author":"Wang"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1109\/RTSS46320.2019.00070"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA45697.2020.00032"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-71431-6_3"},{"key":"ref57","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2017.8050274"},{"key":"ref58","first-page":"615","article-title":"Scalable interconnects for reconfigurable spatial architectures","volume-title":"Proc. 46th Int. Symp. Comput. Archit.","author":"Zhang"},{"key":"ref59","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA52012.2021.00085"},{"key":"ref60","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2021.3115630"},{"key":"ref61","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2020.2989149"},{"key":"ref62","first-page":"370","article-title":"Polymorphic pipeline array: A flexible multicore accelerator with virtualized execution for mobile multimedia applications","volume-title":"Proc. 42nd Annu. IEEE\/ACM Int. Symp. Microarchit. (MICRO)","author":"Park"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/43\/11085011\/10869373.pdf?arnumber=10869373","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,11,21]],"date-time":"2025-11-21T18:43:18Z","timestamp":1763750598000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10869373\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,8]]},"references-count":62,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2025.3537975","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,8]]}}}