{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,3]],"date-time":"2026-04-03T06:59:02Z","timestamp":1775199542555,"version":"3.50.1"},"reference-count":57,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2025,9,1]],"date-time":"2025-09-01T00:00:00Z","timestamp":1756684800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,9,1]],"date-time":"2025-09-01T00:00:00Z","timestamp":1756684800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,9,1]],"date-time":"2025-09-01T00:00:00Z","timestamp":1756684800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2025,9]]},"DOI":"10.1109\/tcad.2025.3541188","type":"journal-article","created":{"date-parts":[[2025,2,12]],"date-time":"2025-02-12T13:21:23Z","timestamp":1739366483000},"page":"3336-3349","source":"Crossref","is-referenced-by-count":2,"title":["Asymmetric and Adaptive Error Correction in STT-MRAM"],"prefix":"10.1109","volume":"44","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-5623-8358","authenticated-orcid":false,"given":"Surendra","family":"Hemaram","sequence":"first","affiliation":[{"name":"Department of Computer Science, Karlsruhe Institute of Technology, Karlsruhe, Germany"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8829-5610","authenticated-orcid":false,"given":"Mehdi B.","family":"Tahoori","sequence":"additional","affiliation":[{"name":"Department of Computer Science, Karlsruhe Institute of Technology, Karlsruhe, Germany"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3599-8515","authenticated-orcid":false,"given":"Francky","family":"Catthoor","sequence":"additional","affiliation":[{"name":"Emerging Memory Department, IMEC, Leuven, Belgium"}]},{"given":"Siddharth","family":"Rao","sequence":"additional","affiliation":[{"name":"Emerging Memory Department, IMEC, Leuven, Belgium"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6436-9593","authenticated-orcid":false,"given":"Sebastien","family":"Couet","sequence":"additional","affiliation":[{"name":"Emerging Memory Department, IMEC, Leuven, Belgium"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8555-3581","authenticated-orcid":false,"given":"Tommaso","family":"Marinelli","sequence":"additional","affiliation":[{"name":"Emerging Memory Department, IMEC, Leuven, Belgium"}]},{"ORCID":"https:\/\/orcid.org\/0009-0004-2468-4029","authenticated-orcid":false,"given":"Valerio","family":"Pica","sequence":"additional","affiliation":[{"name":"Emerging Memory Department, IMEC, Leuven, Belgium"}]},{"given":"Gouri","family":"Sankar Kar","sequence":"additional","affiliation":[{"name":"Emerging Memory Department, IMEC, Leuven, Belgium"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/101.994856"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7927016"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD46524.2019.00039"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/3490391"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2018.8614637"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2018.8614635"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM45625.2022.10019513"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM13553.2020.9371935"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM13553.2020.9372015"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM19573.2019.8993604"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7927046"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.3390\/ma9010041"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2904197"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRevLett.100.057206"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8342114"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ITC50571.2021.00022"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/EDTM.2019.8731071"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/2429384.2429401"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/date.2012.6176695"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2013.6691090"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2016.2628742"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2018.2846786"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2013.2242257"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2016.9"},{"key":"ref25","first-page":"762","article-title":"Sliding basket: An adaptive ECC scheme for runtime write failure suppression of STT-RAM cache","volume-title":"Proc. Design Autom. Test Europe Conf. Exhibit. (DATE)","author":"Wang"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2017.7928937"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/3357526.3357533"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2020.2977131"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2017.2701880"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2019.2947242"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/tc.2020.3040152"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/3185768.3185771"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2024.3395972"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1002\/j.1538-7305.1950.tb00463.x"},{"key":"ref35","volume-title":"Error Control Coding: Fundamentals and Applications (Computer Applications in Electrical Engineering).","author":"Lin","year":"1983"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2008.4681832"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2005.856487"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1145\/3631882.3631888"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.7873\/DATE2014.195"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.1973.1055099"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.2021.3087082"},{"key":"ref42","volume-title":"Experiments with SPEC CPU 2017: Similarity, balance, phase behavior and simpoints","author":"Song","year":"2018"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1145\/3297663.3310311"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1145\/605432.605403"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/TII.2024.3362373"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2351581"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2185930"},{"key":"ref49","volume-title":"SRAM reliability improvement using ECC and circuit techniques","author":"McCartney","year":"2018"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.37"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1145\/2370816.2370870"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1109\/NVMSA.2014.6927189"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2016.7838491"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS46558.2021.9405094"},{"key":"ref55","first-page":"461","article-title":"Energy-efficient cache design using variable-strength error-correcting codes","volume-title":"Proc. 38th Annu. Int. Symp. Comput. Architect. (ISCA)","author":"Alameldeen"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2017.7870428"},{"key":"ref57","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM13553.2020.9372115"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/43\/11133574\/10883350.pdf?arnumber=10883350","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,23]],"date-time":"2025-08-23T00:57:42Z","timestamp":1755910662000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10883350\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,9]]},"references-count":57,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2025.3541188","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,9]]}}}