{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,16]],"date-time":"2026-07-16T14:25:30Z","timestamp":1784211930166,"version":"3.55.0"},"reference-count":45,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2025,9,1]],"date-time":"2025-09-01T00:00:00Z","timestamp":1756684800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,9,1]],"date-time":"2025-09-01T00:00:00Z","timestamp":1756684800000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,9,1]],"date-time":"2025-09-01T00:00:00Z","timestamp":1756684800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,9,1]],"date-time":"2025-09-01T00:00:00Z","timestamp":1756684800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"Applications Driving Architectures (ADA) Research Center, a JUMP Center co-sponsored by SRC JUMP and DARPA","award":["3004811115 (PRIME # 2018-JU-2775)"],"award-info":[{"award-number":["3004811115 (PRIME # 2018-JU-2775)"]}]},{"name":"NSF through XPS: FULL: Hardware Software Abstractions: Addressing Specification and Verification Gaps in Accelerator-Oriented Parallelism","award":["1628926"],"award-info":[{"award-number":["1628926"]}]},{"name":"SHFm","award":["2107138"],"award-info":[{"award-number":["2107138"]}]},{"name":"DARPA POSH Program Project: Upscale: Scaling Up Formal Tools for POSH Open Source Hardware","award":["FA8650-18-2-7854"],"award-info":[{"award-number":["FA8650-18-2-7854"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2025,9]]},"DOI":"10.1109\/tcad.2025.3541567","type":"journal-article","created":{"date-parts":[[2025,2,12]],"date-time":"2025-02-12T13:21:23Z","timestamp":1739366483000},"page":"3629-3642","source":"Crossref","is-referenced-by-count":2,"title":["Hierarchical Formal Verification of Hardware"],"prefix":"10.1109","volume":"44","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-3875-1761","authenticated-orcid":false,"given":"Huaixi","family":"Lu","sequence":"first","affiliation":[{"name":"Amazon Web Services, Austin, TX, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yue","family":"Xing","sequence":"additional","affiliation":[{"name":"Waymo LLC., Mountain View, CA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Aarti","family":"Gupta","sequence":"additional","affiliation":[{"name":"Department of Computer Science, Princeton University, Princeton, NJ, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0837-5443","authenticated-orcid":false,"given":"Sharad","family":"Malik","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, Princeton University, Princeton, NJ, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/BFb0042302"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-63166-6_6"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2000.896481"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-44585-4_40"},{"key":"ref5","article-title":"Modular SMT-based verification of rule-based hardware designs","author":"Wright","year":"2021"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-03359-9_4"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/3282444"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.23919\/DATE51398.2021.9474194"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/3508352.3549341"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-17462-0_21"},{"key":"ref11","volume-title":"8051 micro controller","author":"Teran","year":"2016"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/FMCAD.2015.7542266"},{"key":"ref13","volume-title":"Epiphany eLink AXI","author":"Olofsson","year":"2016"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42613.2021.9366062"},{"key":"ref15","volume-title":"NVIDIA Deep Learning Accelerator","year":"2018"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.918120"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-58179-0_44"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2005.1560183"},{"key":"ref19","first-page":"42","article-title":"End-to-end verification of processors with ISA-formal","volume-title":"Proc. 28th Int. Conf. Comput. Aided Verif.","author":"Reid"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.23919\/FMCAD.2018.8603014"},{"key":"ref21","volume-title":"JasperGold: Formal Property Verification App","year":"2021"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2018.8465909"},{"key":"ref23","volume-title":"Vivado Design Suite User Guide: High-Level Synthesis (v2020.1)","year":"2021"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-82453-1_5"},{"key":"ref25","volume-title":"ILAng refinement map","year":"2021"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-07139-8"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ieeestd.2010.5446004"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/1403375.1403506"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5457129"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.3850\/9783981537079_0334"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/FDL.2014.7119356"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ICOSC.2015.7050777"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/ISSS.2001.957916"},{"issue":"1","key":"ref34","first-page":"297","article-title":"Transaction level modeling in SystemC","volume":"1","author":"Rose","year":"2005","journal-title":"Open SystemC Init."},{"key":"ref35","volume-title":"Specifying Systems: The TLA+ Language and Tools for Hardware and Software Engineers","author":"Lamport","year":"2002"},{"key":"ref36","first-page":"69","article-title":"Bluespec system Verilog: Efficient, correct RTL from high level specifications","volume-title":"Proc. 2nd ACM IEEE MEMOCODE","author":"Nikhil"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/DAC56929.2023.10247912"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1145\/3453483.3454037"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1145\/503271.503226"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-45449-7_11"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-10575-8_12"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1999.810700"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1145\/3385412.3385965"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1145\/3110268"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.23919\/FMCAD.2019.8894295"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"https:\/\/ieeexplore.ieee.org\/ielam\/43\/11133574\/10883664-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/43\/11133574\/10883664.pdf?arnumber=10883664","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,11,21]],"date-time":"2025-11-21T18:43:16Z","timestamp":1763750596000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10883664\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,9]]},"references-count":45,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2025.3541567","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,9]]}}}