{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,16]],"date-time":"2026-06-16T15:13:14Z","timestamp":1781622794349,"version":"3.54.5"},"reference-count":60,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2025,9,1]],"date-time":"2025-09-01T00:00:00Z","timestamp":1756684800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,9,1]],"date-time":"2025-09-01T00:00:00Z","timestamp":1756684800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,9,1]],"date-time":"2025-09-01T00:00:00Z","timestamp":1756684800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2025,9]]},"DOI":"10.1109\/tcad.2025.3542361","type":"journal-article","created":{"date-parts":[[2025,2,14]],"date-time":"2025-02-14T13:29:13Z","timestamp":1739539753000},"page":"3381-3394","source":"Crossref","is-referenced-by-count":7,"title":["A Framework for Near Memory Processing With Computation Offloading and Load Balancing"],"prefix":"10.1109","volume":"44","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-1717-511X","authenticated-orcid":false,"given":"Satanu","family":"Maity","sequence":"first","affiliation":[{"name":"Department of Computer Science and Engineering, Indian Institute of Information Technology Guwahati, Guwahati, India"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3341-1132","authenticated-orcid":false,"given":"Manojit","family":"Ghose","sequence":"additional","affiliation":[{"name":"Department of Computer Science and Engineering, Indian Institute of Information Technology Guwahati, Guwahati, India"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0846-0066","authenticated-orcid":false,"given":"Sudeep","family":"Pasricha","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, Colorado State University, Fort Collins, CO, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2024.3373763"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.4314\/gjmas.v6i2.21415"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/216585.216588"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2018.00106"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2019.01.009"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2019.102868"},{"key":"ref7","first-page":"185","article-title":"RowClone: Fast and energy-efficient in-DRAM bulk data copy and initialization","volume-title":"Proc. 46th Annu. IEEE\/ACM Int. Symp. Microarchit.","author":"Seshadri"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2015.2434872"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2023.3313089"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.2200\/s01109ed1v01y202106cac057"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750385"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/3470496.3527431"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/DDECS57882.2023.10139567"},{"key":"ref14","first-page":"122","article-title":"An efficient near-bank processing architecture for Personalized recommendation system","volume-title":"Proc. 28th Asia South Pacific Des. Autom. Conf.","author":"Yang"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA53966.2022.00082"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2022.3164651"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2023.3341753"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED52811.2021.9502483"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2015.22"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.3390\/jlpea10040030"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.54"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/3155287"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8714956"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2021.3095225"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8342229"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA45697.2020.00070"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.3022330"},{"key":"ref28","first-page":"1449","article-title":"Exploring specialized near-memory processing for data intensive operations","volume-title":"Proc. Design, Autom. Test Eur. Conf. Exhibit.","author":"Yitbarek"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/3582016.3582026"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750386"},{"key":"ref31","first-page":"210","article-title":"Opportunistic computing in GPU architectures","volume-title":"Proc. ACM\/IEEE 46th Annu. Int. Symp. Comput. Archit.","author":"Pattnaik"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/HiPC58850.2023.00019"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2004.1281665"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1016\/j.memori.2023.100051"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1145\/3563456"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1145\/3373376.3378497"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358260"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1145\/3445814.3446749"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2021.3122818"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.13"},{"key":"ref41","first-page":"273","article-title":"Ambit: In-memory accelerator for bulk bitwise operations using commodity DRAM technology","volume-title":"Proc. 50th Annu. IEEE\/ACM Int. Symp. Microarchit.","author":"Seshadri"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1145\/3243176.3243188"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/DSD53832.2021.00048"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1145\/3386263.3406896"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.23919\/DATE54114.2022.9774560"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2019.00018"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2021.3063378"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS53621.2022.00032"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA52012.2021.00022"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.3021336"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2022.3198320"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1145\/3017991"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1145\/2508148.2485963"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2015.2414456"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1145\/2807591.2807626"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2009.5306797"},{"key":"ref57","volume-title":"PolyBench: The polyhedral benchmark suite","author":"Pouchet","year":"2012"},{"key":"ref58","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2014.6844483"},{"key":"ref59","doi-asserted-by":"publisher","DOI":"10.1145\/3085572"},{"key":"ref60","volume-title":"Instruction Tables: Lists of Instruction Latencies, Throughputs, and Micro-Operation Breakdowns For Intel, AMD, and VIA CPUs","author":"Fog","year":"2022"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/43\/11133574\/10887357.pdf?arnumber=10887357","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,23]],"date-time":"2025-08-23T00:57:44Z","timestamp":1755910664000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10887357\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,9]]},"references-count":60,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2025.3542361","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,9]]}}}