{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,8]],"date-time":"2026-05-08T16:11:14Z","timestamp":1778256674638,"version":"3.51.4"},"reference-count":43,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2025,9,1]],"date-time":"2025-09-01T00:00:00Z","timestamp":1756684800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,9,1]],"date-time":"2025-09-01T00:00:00Z","timestamp":1756684800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,9,1]],"date-time":"2025-09-01T00:00:00Z","timestamp":1756684800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"Preresearch on Shared Information System Equipment of China","award":["31513010401"],"award-info":[{"award-number":["31513010401"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2025,9]]},"DOI":"10.1109\/tcad.2025.3545362","type":"journal-article","created":{"date-parts":[[2025,2,25]],"date-time":"2025-02-25T13:49:35Z","timestamp":1740491375000},"page":"3592-3605","source":"Crossref","is-referenced-by-count":1,"title":["NV-APP: Invalid Programming Performance Improved No-Verify and Adaptive Pulse Programming Scheme for 3-D QLC nand Flash"],"prefix":"10.1109","volume":"44","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-6536-3070","authenticated-orcid":false,"given":"Qianqi","family":"Zhao","sequence":"first","affiliation":[{"name":"Institute of Microelectronics, Chinese Academy of Sciences, Beijing, China"}]},{"ORCID":"https:\/\/orcid.org\/0009-0007-6371-9679","authenticated-orcid":false,"given":"Jing","family":"He","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics, Chinese Academy of Sciences, Beijing, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5300-8255","authenticated-orcid":false,"given":"Tong","family":"Qu","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics, Chinese Academy of Sciences, Beijing, China"}]},{"given":"Wentian","family":"Wu","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics, Chinese Academy of Sciences, Beijing, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7452-3360","authenticated-orcid":false,"given":"Qianhui","family":"Li","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics, Chinese Academy of Sciences, Beijing, China"}]},{"ORCID":"https:\/\/orcid.org\/0009-0002-2259-6063","authenticated-orcid":false,"given":"Qi","family":"Wang","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics, Chinese Academy of Sciences, Beijing, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9845-5649","authenticated-orcid":false,"given":"Zongliang","family":"Huo","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics, Chinese Academy of Sciences, Beijing, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2384-9037","authenticated-orcid":false,"given":"Tianchun","family":"Ye","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics, Chinese Academy of Sciences, Beijing, China"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/IMW52921.2022.9779282"},{"key":"ref2","first-page":"236","article-title":"13.3 a 280-layer 1Tb 4b\/cell 3D-NAND flash memory with a 28.5 Gb\/mm2 areal density and a 3.2 Gb\/s high-speed IO rate","volume-title":"Proc. ISSCC","author":"Jung"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2020.3021841"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3193326"},{"key":"ref5","first-page":"137","article-title":"A study of SSD reliability in large scale enterprise storage deployments","volume-title":"Proc. FAST","author":"Maneas"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.917559"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2941758"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9063117"},{"key":"ref9","first-page":"424","article-title":"30.2 A 1tb 4B\/cell 144-tier floating-gate 3D-NAND flash memory with 40MB\/s program throughput and 13.8 Gb\/mm 2 bit density","volume-title":"Proc. ISSCC","author":"Khakifirooz"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA57654.2024.00057"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/3599691.3603414"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2968456.2968462"},{"key":"ref13","first-page":"257","article-title":"Write once, get 50% free: Saving SSD erase costs using WOM codes","volume-title":"Proc. FAST","author":"Yadgar"},{"key":"ref14","first-page":"117","article-title":"Improving the reliability of next generation SSDs using WOM-v codes","volume-title":"Proc. FAST","author":"Jaffer"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/4.475701"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JEDS.2020.3041088"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42614.2022.9731691"},{"key":"ref18","first-page":"1","article-title":"A 1 Tb 4b\/cell 5th-generation 3D-NAND flash memory with 2MS tPROG, 110us tR and 1.2 Gb\/s\/pin interface","volume-title":"Proc. IMW","author":"Kim"},{"key":"ref19","first-page":"1","article-title":"Reliability of 3D NAND flash for future storage systems","volume-title":"Proc. IRPS","author":"Goda"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2023.3294452"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA56546.2023.10070946"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2017.05.019"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358323"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1007\/978-90-481-9431-5"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/JEDS.2021.3081635"},{"key":"ref26","first-page":"134","article-title":"A 1-Tb, 4b\/cell, 176-stacked-WL 3D-NAND flash memory with improved read latency and a 14.8 Gb\/mm2 density","volume-title":"Proc. ISSCC","author":"Cho"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2009.2024020"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2007.4418892"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062339"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/3084458"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/MSST.2015.7208278"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2024.3350000"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2237974"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2008.2003332"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1007\/978-94-007-5146-0"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310323"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2022.3210390"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2021.3056374"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/MSST.2019.000-5"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1145\/1416944.1416949"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1145\/3423137"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2022.3191548"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2023.3266363"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/43\/11133574\/10901950.pdf?arnumber=10901950","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,11,21]],"date-time":"2025-11-21T18:43:20Z","timestamp":1763750600000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10901950\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,9]]},"references-count":43,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2025.3545362","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,9]]}}}