{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,18]],"date-time":"2025-12-18T14:29:33Z","timestamp":1766068173672,"version":"3.44.0"},"reference-count":39,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2025,9,1]],"date-time":"2025-09-01T00:00:00Z","timestamp":1756684800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,9,1]],"date-time":"2025-09-01T00:00:00Z","timestamp":1756684800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,9,1]],"date-time":"2025-09-01T00:00:00Z","timestamp":1756684800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"Research Grants Council of Hong Kong SAR","award":["CUHK14207523"],"award-info":[{"award-number":["CUHK14207523"]}]},{"name":"European Union\u2019s Horizon 2020 Research and Innovation Programme","award":["101001318"],"award-info":[{"award-number":["101001318"]}]},{"name":"Munich Quantum Valley, which is supported by the Bavarian State Government With Funds From the Hightech Agenda Bayern Plus"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2025,9]]},"DOI":"10.1109\/tcad.2025.3546884","type":"journal-article","created":{"date-parts":[[2025,2,27]],"date-time":"2025-02-27T13:48:55Z","timestamp":1740664135000},"page":"3369-3380","source":"Crossref","is-referenced-by-count":1,"title":["Efficient Cartesian Genetic Programming-Based Automatic Synthesis Framework for Reversible Quantum-Flux-Parametron Logic Circuits"],"prefix":"10.1109","volume":"44","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-3744-2083","authenticated-orcid":false,"given":"Rongliang","family":"Fu","sequence":"first","affiliation":[{"name":"Department of Computer Science and Engineering, The Chinese University of Hong Kong, Hong Kong, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4993-7860","authenticated-orcid":false,"given":"Robert","family":"Wille","sequence":"additional","affiliation":[{"name":"Chair for Design Automation, Technical University of Munich, Munich, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6191-6715","authenticated-orcid":false,"given":"Nobuyuki","family":"Yoshikawa","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, Yokohama National University, Yokohama, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7348-5625","authenticated-orcid":false,"given":"Tsung-Yi","family":"Ho","sequence":"additional","affiliation":[{"name":"Department of Computer Science and Engineering, The Chinese University of Hong Kong, Hong Kong, China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.53.0183"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1147\/rd.176.0525"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1017\/cbo9780511976667"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/3287624.3287673"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1038\/srep06354"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1038\/s41598-017-00089-9"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1088\/1361-6668\/aaf8c9"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1587\/transele.E101.C.352"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1587\/transele.2021SEP0003"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD57390.2023.10323785"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/3649329.3655950"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1088\/0953-2048\/26\/3\/035010"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/77.84613"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-10003-2_104"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1007\/BF01857727"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISMVL.2008.43"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7927035"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1007\/BF02650179"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1063\/1.4919838"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD46524.2019.00067"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.23919\/DATE54114.2022.9774558"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.23919\/DATE56975.2023.10137075"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD51958.2021.9643456"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/3489517.3530661"},{"key":"ref25","first-page":"769","article-title":"A global optimization algorithm for buffer and splitter insertion in adiabatic quantum-flux-parametron circuits","volume-title":"Proc. IEEE\/ACM Asia\u2013South Pacific Design Autom. Conf. (ASPDAC)","author":"Fu"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2024.3461573"},{"key":"ref27","first-page":"1","article-title":"ASAP: An analytical strategy for AQFP placement","volume-title":"Proc. IEEE\/ACM Int. Conf. Comput.-Aided Design (ICCAD)","author":"Chang"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/3489517.3530487"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD57390.2023.10323698"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-46239-2_9"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1007\/s10710-019-09360-6"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/3275518"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1007\/s10710-011-9132-7"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/ICES.2014.7008732"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-16501-1_12"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1007\/s10710-020-09376-3"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-14295-6_5"},{"key":"ref38","article-title":"The EPFL logic synthesis libraries","author":"Soeken","year":"2022","journal-title":"arXiv:1805.05121v3"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-78800-3_24"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/43\/11133574\/10907912.pdf?arnumber=10907912","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,23]],"date-time":"2025-08-23T00:57:38Z","timestamp":1755910658000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10907912\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,9]]},"references-count":39,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2025.3546884","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"type":"print","value":"0278-0070"},{"type":"electronic","value":"1937-4151"}],"subject":[],"published":{"date-parts":[[2025,9]]}}}