{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,6]],"date-time":"2026-06-06T14:13:00Z","timestamp":1780755180482,"version":"3.54.1"},"reference-count":32,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2025,10,1]],"date-time":"2025-10-01T00:00:00Z","timestamp":1759276800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,10,1]],"date-time":"2025-10-01T00:00:00Z","timestamp":1759276800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,10,1]],"date-time":"2025-10-01T00:00:00Z","timestamp":1759276800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100002858","name":"Postdoctoral Fellowship Program of China Postdoctoral Science Foundation","doi-asserted-by":"publisher","award":["GZC20230261"],"award-info":[{"award-number":["GZC20230261"]}],"id":[{"id":"10.13039\/501100002858","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100002858","name":"Postdoctoral Fellowship Program of China Postdoctoral Science Foundation","doi-asserted-by":"publisher","award":["2024M750223"],"award-info":[{"award-number":["2024M750223"]}],"id":[{"id":"10.13039\/501100002858","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100012226","name":"Fundamental Research Funds for the Central Universities","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100012226","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2025,10]]},"DOI":"10.1109\/tcad.2025.3554144","type":"journal-article","created":{"date-parts":[[2025,3,24]],"date-time":"2025-03-24T14:25:31Z","timestamp":1742826331000},"page":"3804-3815","source":"Crossref","is-referenced-by-count":2,"title":["PTPS: Precision-Aware Task Partitioning and Scheduling for SpMV on CPU-FPGA Heterogeneous Platforms"],"prefix":"10.1109","volume":"44","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-3828-0015","authenticated-orcid":false,"given":"Jianhua","family":"Gao","sequence":"first","affiliation":[{"name":"School of Artificial Intelligence, Beijing Normal University, Beijing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Zhi","family":"Zhou","sequence":"additional","affiliation":[{"name":"School of Computer Science and Technology, Beijing Institute of Technology, Beijing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Xingze","family":"Huang","sequence":"additional","affiliation":[{"name":"School of Computer Science and Technology, Beijing Institute of Technology, Beijing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Juan","family":"Wang","sequence":"additional","affiliation":[{"name":"School of Computer Science and Technology, Beijing Institute of Technology, Beijing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1288-331X","authenticated-orcid":false,"given":"Yizhuo","family":"Wang","sequence":"additional","affiliation":[{"name":"School of Computer Science and Technology, Beijing Institute of Technology, Beijing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3250-0435","authenticated-orcid":false,"given":"Weixing","family":"Ji","sequence":"additional","affiliation":[{"name":"School of Artificial Intelligence, Beijing Normal University, Beijing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/3676847"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/3581784.3607051"},{"key":"ref3","article-title":"A systematic literature survey of sparse matrix-vector multiplication","author":"Gao","year":"2024","journal-title":"arXiv:2404.06047"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD51958.2021.9643582"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/3489517.3530420"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2019.2912923"},{"key":"ref7","first-page":"33","article-title":"Towards high-bandwidth-utilization SpMV on FPGAs via partial vector duplication","volume-title":"Proc. 28th Asia South Pacific Design Autom. Conf.","author":"Liu"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/iccad51958.2021.9643453"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/tcad.2023.3281715"},{"key":"ref10","first-page":"1","article-title":"Cuper: Customized dataflow and perceptual decoding for sparse matrix-vector multiplication on HBM-equipped FPGAs","volume-title":"Proc. Design, Autom. Test Europe Conf. Exhibit.","author":"Yi"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2014.6974716"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2016.02.015"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/3626202.3637557"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/sbac-pad55451.2022.00014"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1007\/s11227-024-05949-6"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/3371275"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1007\/s42514-024-00195-x"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/2049662.2049663"},{"key":"ref19","volume-title":"BFLOAT16\u2014Hardware Numerics Definition","year":"2024"},{"key":"ref20","volume-title":"OneAPI: A New Era of Heterogeneous Computing","year":"2024"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-031-55673-9_2"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/fpl60245.2023.00029"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/tpds.2019.2910068"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/fccm57271.2023.00023"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/3490422.3502368"},{"key":"ref26","article-title":"An FPGA cached sparse matrix vector product (SpMV) for unstructured computational fluid dynamics simulations","author":"Oyarzun","year":"2021","journal-title":"arXiv:2107.12371"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2006.57"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1080\/17445760601122076"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2008.89"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/3543622.3573182"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/3381427.3381428"},{"key":"ref32","article-title":"Synergistic CPU-FPGA acceleration of sparse linear algebra","author":"Soltaniyeh","year":"2020","journal-title":"arXiv:2004.13907"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/43\/11155107\/10937993.pdf?arnumber=10937993","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,11,21]],"date-time":"2025-11-21T18:43:23Z","timestamp":1763750603000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10937993\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,10]]},"references-count":32,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2025.3554144","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,10]]}}}