{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,21]],"date-time":"2025-11-21T18:50:54Z","timestamp":1763751054654,"version":"3.45.0"},"reference-count":26,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2025,10,1]],"date-time":"2025-10-01T00:00:00Z","timestamp":1759276800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,10,1]],"date-time":"2025-10-01T00:00:00Z","timestamp":1759276800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,10,1]],"date-time":"2025-10-01T00:00:00Z","timestamp":1759276800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"National Key Research and Development Program of China","award":["2023YFB4405101"],"award-info":[{"award-number":["2023YFB4405101"]}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["62090025","92373207"],"award-info":[{"award-number":["62090025","92373207"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2025,10]]},"DOI":"10.1109\/tcad.2025.3556968","type":"journal-article","created":{"date-parts":[[2025,4,1]],"date-time":"2025-04-01T16:57:57Z","timestamp":1743526677000},"page":"3924-3937","source":"Crossref","is-referenced-by-count":0,"title":["An Efficient Placement Speedup Technique Based on Graph Signal Processing"],"prefix":"10.1109","volume":"44","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-8078-6717","authenticated-orcid":false,"given":"Yiting","family":"Liu","sequence":"first","affiliation":[{"name":"School of Computer Science, Fudan University, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hai","family":"Zhou","sequence":"additional","affiliation":[{"name":"Department of ECE, Northwestern University, Evanston, IL, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6159-6085","authenticated-orcid":false,"given":"Jia","family":"Wang","sequence":"additional","affiliation":[{"name":"Department of ECE, Illinois Institute of Technology, Chicago, IL, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2164-8175","authenticated-orcid":false,"given":"Fan","family":"Yang","sequence":"additional","affiliation":[{"name":"School of Microelectronics, Fudan University, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8097-4053","authenticated-orcid":false,"given":"Xuan","family":"Zeng","sequence":"additional","affiliation":[{"name":"School of Microelectronics, Fudan University, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0005-9216-1921","authenticated-orcid":false,"given":"Li","family":"Shang","sequence":"additional","affiliation":[{"name":"School of Computer Science, Fudan University, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/2699873"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2859220"},{"key":"ref3","first-page":"1","article-title":"DREAMPlace 3.0: Multi-electrostatics based robust VLSI placement with region constraints","volume-title":"Proc. IEEE\/ACM Int. Conf. Comput. Aided Design.","author":"Gu"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/3555804"},{"key":"ref5","first-page":"1","article-title":"On joint learning for solving placement and routing in chip design","volume-title":"Proc. 35th Conf. Neural Inf. Process. Syst.","volume":"34","author":"Cheng"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1038\/s41586-021-03544-w"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1287\/mnsc.17.3.219"},{"key":"ref8","first-page":"414","article-title":"Circuit placements and cost bounds by eigenvector decomposition","volume-title":"Proc. IEEE\/ACM Int. Conf. Comput.-Aided Design.","author":"Frankle"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/MSP.2012.2235192"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/3543507.3583466"},{"key":"ref11","first-page":"6861","article-title":"Simplifying graph convolutional networks","volume-title":"Proc. Int. Conf. Mach. Learn.","author":"Wu"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2560519.2565877"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.846365"},{"volume-title":"A Computer Oriented Geodetic Data Base; and A New Technique in File Sequencing","year":"1966","author":"Morton","key":"ref14"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.846365"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2021.3060647"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1016\/j.laa.2006.07.018"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2024.3363666"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1007\/978-90-481-9591-6"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1016\/0304-3975(76)90059-1"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/1055137.1055182"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/1123008.1123042"},{"volume-title":"TILOS MacroPlacement repository","year":"2024","key":"ref23"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/3489517.3530620"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/3569052.3571877"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2391263"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/43\/11155107\/10947020.pdf?arnumber=10947020","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,11,21]],"date-time":"2025-11-21T18:43:22Z","timestamp":1763750602000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10947020\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,10]]},"references-count":26,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2025.3556968","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"type":"print","value":"0278-0070"},{"type":"electronic","value":"1937-4151"}],"subject":[],"published":{"date-parts":[[2025,10]]}}}