{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,14]],"date-time":"2026-03-14T06:37:32Z","timestamp":1773470252678,"version":"3.50.1"},"reference-count":25,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2025,11,1]],"date-time":"2025-11-01T00:00:00Z","timestamp":1761955200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,11,1]],"date-time":"2025-11-01T00:00:00Z","timestamp":1761955200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,11,1]],"date-time":"2025-11-01T00:00:00Z","timestamp":1761955200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"National Key Research and Development Program of China","award":["2022YFB4400500"],"award-info":[{"award-number":["2022YFB4400500"]}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["92373207"],"award-info":[{"award-number":["92373207"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Zhishan Young Scholar Support Program of Southeast University","award":["2242024RCB0052"],"award-info":[{"award-number":["2242024RCB0052"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2025,11]]},"DOI":"10.1109\/tcad.2025.3562952","type":"journal-article","created":{"date-parts":[[2025,4,21]],"date-time":"2025-04-21T13:39:08Z","timestamp":1745242748000},"page":"4381-4394","source":"Crossref","is-referenced-by-count":4,"title":["Routability-Driven Macro Placement Engine for Modern FPGAs With Complex Cascade Shape and Region Constraints"],"prefix":"10.1109","volume":"44","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-3110-2531","authenticated-orcid":false,"given":"Hao","family":"Gu","sequence":"first","affiliation":[{"name":"National ASIC System Engineering Research Center, School of Integrated Circuits, Southeast University, Nanjing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0004-2418-0170","authenticated-orcid":false,"given":"Jian","family":"Gu","sequence":"additional","affiliation":[{"name":"National ASIC System Engineering Research Center, School of Integrated Circuits, Southeast University, Nanjing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Keyu","family":"Peng","sequence":"additional","affiliation":[{"name":"National ASIC System Engineering Research Center, School of Integrated Circuits, Southeast University, Nanjing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1391-2696","authenticated-orcid":false,"given":"Jianli","family":"Chen","sequence":"additional","affiliation":[{"name":"State Key Laboratory of ASIC and System, Fudan University, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8379-0321","authenticated-orcid":false,"given":"Jun","family":"Yang","sequence":"additional","affiliation":[{"name":"National ASIC System Engineering Research Center, School of Integrated Circuits, Southeast University, Nanjing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9475-6364","authenticated-orcid":false,"given":"Ziran","family":"Zhu","sequence":"additional","affiliation":[{"name":"National ASIC System Engineering Research Center, School of Integrated Circuits, Southeast University, Nanjing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/3233244"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ASP-DAC47756.2020.9045178"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MLCAD58807.2023.10299868"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.2197\/ipsjtsldm.2.145"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2778058"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/3649329.3663497"},{"key":"ref7","first-page":"1","article-title":"DREAMPlace 3.0: Multi-electrostatics based robust vlsi placement with region constraints","volume-title":"Proc. IEEE\/ACM Int. Conf. Comput.-Aided Design (ICCAD)","author":"Gu"},{"key":"ref8","first-page":"664","article-title":"TSV-aware analytical placement for 3D IC designs","volume-title":"Proc. ACM\/IEEE Design Autom. Conf. (DAC)","author":"Hsu"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2729349"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD51958.2021.9643574"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICCV48922.2021.00986"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2699873"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/3489517.3530568"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISEDA62518.2024.10617535"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2021.3053191"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2005.1560039"},{"key":"ref17","volume-title":"Optimization with Gurobi and Python","author":"Pedroso","year":"2011"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2023.3320628"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ASP-DAC52403.2022.9712562"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364463"},{"key":"ref21","volume-title":"Zynq UltraScale+ Device Technical Reference Manual","year":"2022"},{"key":"ref22","article-title":"DREAMPlaceFPGA-MP: An open-source GPU-accelerated macro placer for modern FPGAs with cascade shapes and region constraints","author":"Xiong","year":"2023","journal-title":"arXiv:2311.08582"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/2872334.2886419"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD57390.2023.10323800"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/3489517.3530567"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/43\/11211509\/10972071.pdf?arnumber=10972071","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T17:34:07Z","timestamp":1761672847000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10972071\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,11]]},"references-count":25,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2025.3562952","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,11]]}}}