{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,18]],"date-time":"2026-06-18T20:55:07Z","timestamp":1781816107855,"version":"3.54.5"},"reference-count":32,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2025,11,1]],"date-time":"2025-11-01T00:00:00Z","timestamp":1761955200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,11,1]],"date-time":"2025-11-01T00:00:00Z","timestamp":1761955200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,11,1]],"date-time":"2025-11-01T00:00:00Z","timestamp":1761955200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100008628","name":"Ministry of Electronics and Information Technology","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100008628","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2025,11]]},"DOI":"10.1109\/tcad.2025.3563420","type":"journal-article","created":{"date-parts":[[2025,4,22]],"date-time":"2025-04-22T13:40:47Z","timestamp":1745329247000},"page":"4209-4221","source":"Crossref","is-referenced-by-count":1,"title":["GRIPT: Graph Attention-Assisted Inductive Methodology for Fast and Accurate Average Power Estimation From RTL Simulation Skipping Gate-Level Simulation"],"prefix":"10.1109","volume":"44","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-7819-551X","authenticated-orcid":false,"given":"M. B.","family":"Rakesh","sequence":"first","affiliation":[{"name":"Department of Electrical Engineering, Indian Institute of Technology Hyderabad, Hyderabad, India"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Pabitra","family":"Das","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, Indian Institute of Technology Hyderabad, Hyderabad, India"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"K. R.","family":"Sai Pranav","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, Indian Institute of Technology Hyderabad, Hyderabad, India"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5636-0676","authenticated-orcid":false,"given":"Amit","family":"Acharyya","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, Indian Institute of Technology Hyderabad, Hyderabad, India"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218643"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/3451179"},{"key":"ref3","first-page":"1","article-title":"PRIMAL: Power inference using machine learning","volume-title":"Proc. 56th Annu. Design Autom. Conf.","author":"Zhou"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.48550\/ARXIV.1609.02907"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2021.3112826"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2021.3093420"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2022.3149977"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS202256217.2022.9970951"},{"key":"ref9","first-page":"1","article-title":"GRILAPE: Graph representation inductive learning-based average power estimation for Frontend ASIC RTL designs","volume-title":"Proc. 36th Int. Conf. VLSI Design Proc. 22nd Int. Conf. Embed. Syst. (VLSID)","author":"Rakesh"},{"key":"ref10","article-title":"Graph attention networks","author":"Velickovic","year":"2017","journal-title":"arXiv:1710.10903"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2023.3283256"},{"key":"ref12","article-title":"Deep graph library: A graph-centric, highly-performant package for graph neural networks","author":"Wang","year":"2019","journal-title":"arXiv:1909.01315"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TNNLS.2020.2978386"},{"key":"ref14","volume":"2","author":"Rabaey","year":"2002","journal-title":"Digital Integrated Circuits"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/43.681258"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/43.137524"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.25080\/tcwv9851"},{"key":"ref18","volume-title":"Fixed point math library for Verilog and floating point adder and multiplier.","year":"2019"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/54.785838"},{"key":"ref20","first-page":"1","article-title":"The EPFL combinational benchmark suite","volume-title":"Proc. 24th Int. Workshop Logic Synthesis (IWLS)","author":"Amar\u00fa"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1989.100747"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2020.2970724"},{"key":"ref23","first-page":"8026","article-title":"PyTorch: An imperative style, high-performance deep learning library","volume-title":"Proc. Adv. Neural Inf. Process. Syst.","volume":"32","author":"Paszke"},{"key":"ref24","first-page":"1","article-title":"Opportunities for RTL and gate level simulation using GPUs","volume-title":"Proc. 39th Int. Conf. Comput.-Aided Design","author":"Zhang"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/3489517.3530497"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ICDMW.2007.109"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TPAMI.2021.3054304"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2002.1187270"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/MLCAD52597.2021.9531070"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.2200\/S01045ED1V01Y202009AIM046"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2021.3110721"},{"key":"ref32","volume-title":"PrimeTime\u00ae PX User Guide","year":"2023"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/43\/11211509\/10973294.pdf?arnumber=10973294","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,6,18]],"date-time":"2026-06-18T20:10:44Z","timestamp":1781813444000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10973294\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,11]]},"references-count":32,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2025.3563420","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,11]]}}}