{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T16:32:45Z","timestamp":1781886765048,"version":"3.54.5"},"reference-count":49,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2025,11,1]],"date-time":"2025-11-01T00:00:00Z","timestamp":1761955200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,11,1]],"date-time":"2025-11-01T00:00:00Z","timestamp":1761955200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,11,1]],"date-time":"2025-11-01T00:00:00Z","timestamp":1761955200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100005049","name":"Research Grant from the Swedish Research Council","doi-asserted-by":"publisher","award":["2021-04050"],"award-info":[{"award-number":["2021-04050"]}],"id":[{"id":"10.13039\/501100005049","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100003009","name":"Science and Technology Development Fund, Macau SAR","doi-asserted-by":"publisher","award":["004\/2023\/SKL"],"award-info":[{"award-number":["004\/2023\/SKL"]}],"id":[{"id":"10.13039\/501100003009","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2025,11]]},"DOI":"10.1109\/tcad.2025.3565478","type":"journal-article","created":{"date-parts":[[2025,4,29]],"date-time":"2025-04-29T13:31:53Z","timestamp":1745933513000},"page":"4327-4340","source":"Crossref","is-referenced-by-count":2,"title":["MemMIMO: A Simulation Framework for Memristor-Based Massive MIMO Acceleration"],"prefix":"10.1109","volume":"44","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-6192-558X","authenticated-orcid":false,"given":"Jiawei","family":"Xu","sequence":"first","affiliation":[{"name":"ECE Department, State-Key Laboratory of Analog and Mixed-Signal VLSI\/Institute of Microelectronics and Faculty of Science and Technology, University of Macau, Macau, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yi","family":"Zheng","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Integrated Chips and Systems, School of Information Science and Technology, Fudan University, Shanghai, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5697-4272","authenticated-orcid":false,"given":"Dimitrios","family":"Stathis","sequence":"additional","affiliation":[{"name":"School of Electrical Engineering and Computer Science, KTH Royal Institute of Technology, Stockholm, Sweden"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ruijia","family":"Wang","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Integrated Chips and Systems, School of Information Science and Technology, Fudan University, Shanghai, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ruisi","family":"Shen","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Integrated Chips and Systems, School of Information Science and Technology, Fudan University, Shanghai, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9588-0239","authenticated-orcid":false,"given":"Li-Rong","family":"Zheng","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Integrated Chips and Systems, School of Information Science and Technology, Fudan University, Shanghai, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8546-1329","authenticated-orcid":false,"given":"Zhuo","family":"Zou","sequence":"additional","affiliation":[{"name":"ECE Department, State-Key Laboratory of Analog and Mixed-Signal VLSI\/Institute of Microelectronics and Faculty of Science and Technology, University of Macau, Macau, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0565-9376","authenticated-orcid":false,"given":"Ahmed","family":"Hemani","sequence":"additional","affiliation":[{"name":"School of Electrical Engineering and Computer Science, KTH Royal Institute of Technology, Stockholm, Sweden"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/LCOMM.2008.060709"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC55480.2022.9911311"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2022.3182483"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2022.3220947"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1126\/science.ade3483"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1038\/s41467-024-45670-9"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1002\/aelm.202101127"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1038\/s41467-023-43944-2"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2016.124"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2023.3244779"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM45625.2022.10019426"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/MCOM.2017.1600400"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2014.6865481"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TWC.2020.2987027"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ICC.2016.7510844"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TWC.2022.3152491"},{"key":"ref17","volume-title":"LTE Physical Layer Overview","year":"2022"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1038\/nature14441"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2024.3437345"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-017-0002-z"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-022-00838-3"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2017.8053125"},{"key":"ref23","first-page":"854","article-title":"Technology-design co-optimization of resistive cross-point array for accelerating learning algorithms on chip","volume-title":"Proc. Design, Autom. Test Europe Conf. Exhibit. (DATE)","author":"Chen"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1038\/s41586-023-05759-5"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2015.2413152"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/tcad.2024.3485584"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1021\/acsnano.7b02113"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2019.2906249"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2022.3224886"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2789723"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.3043731"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/AICAS51828.2021.9458494"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1016\/j.neucom.2022.02.043"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2022.3152385"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2015.2433536"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2023.3309329"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2022.3146801"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/AICAS51828.2021.9458424"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2021.3089995"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/TMSCS.2016.2598742"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1038\/nmat3415"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1038\/s41528-022-00152-0"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1038\/s41528-023-00262-3"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1002\/adfm.202418113"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1038\/s41467-020-15249-1"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1021\/acs.nanolett.1c00834"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-62476-7_5"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1186\/s11671-020-03299-9"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-018-0092-2"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/43\/11211509\/10979919.pdf?arnumber=10979919","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,11,21]],"date-time":"2025-11-21T18:43:16Z","timestamp":1763750596000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10979919\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,11]]},"references-count":49,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2025.3565478","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,11]]}}}