{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,5]],"date-time":"2026-06-05T16:08:17Z","timestamp":1780675697668,"version":"3.54.1"},"reference-count":30,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2026,1,1]],"date-time":"2026-01-01T00:00:00Z","timestamp":1767225600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2026,1,1]],"date-time":"2026-01-01T00:00:00Z","timestamp":1767225600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,1,1]],"date-time":"2026-01-01T00:00:00Z","timestamp":1767225600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"Technology Innovation Program through the Development of CXL-based PNM Architecture and Simulation Platform for LLM Acceleration"},{"DOI":"10.13039\/501100003052","name":"Ministry of Trade, Industry and Energy","doi-asserted-by":"crossref","award":["RS-2024-004020541"],"award-info":[{"award-number":["RS-2024-004020541"]}],"id":[{"id":"10.13039\/501100003052","id-type":"DOI","asserted-by":"crossref"}]},{"DOI":"10.13039\/501100003725","name":"National Research Foundation of Korea","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100003725","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Korea Government through the Ministry of Science and Information and Communication Technology","award":["RS-2024-00405495"],"award-info":[{"award-number":["RS-2024-00405495"]}]},{"name":"Plug and Play Chiplet Integration research center"},{"name":"Institute of Information and communications Technology Planning and evaluation"},{"name":"Korea government"},{"name":"Development of memory module and memory compiler for nonvolatile PIM optimized for data characteristics and data access characteristics of AI processor","award":["2710069207"],"award-info":[{"award-number":["2710069207"]}]},{"name":"Samsung Electronics Company, Ltd., Hwaseong, South Korea"},{"name":"EDA tool through the IC Design Education Center, South Korea"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2026,1]]},"DOI":"10.1109\/tcad.2025.3571857","type":"journal-article","created":{"date-parts":[[2025,5,20]],"date-time":"2025-05-20T13:15:23Z","timestamp":1747746923000},"page":"83-93","source":"Crossref","is-referenced-by-count":3,"title":["DH-PIM: Maximizing Computing Unit Utilization in Digital PIM by Dual Half Mode Extension"],"prefix":"10.1109","volume":"45","author":[{"ORCID":"https:\/\/orcid.org\/0009-0009-8228-5655","authenticated-orcid":false,"given":"Byoung Jin","family":"Kim","sequence":"first","affiliation":[{"name":"Department of Electrical and Electronic Engineering, Yonsei University, Seoul, South Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9110-6502","authenticated-orcid":false,"given":"Taeyang","family":"Jeong","sequence":"additional","affiliation":[{"name":"Department of Electrical and Electronic Engineering, Yonsei University, Seoul, South Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"SeongJun","family":"Yun","sequence":"additional","affiliation":[{"name":"Department of Electrical and Electronic Engineering, Yonsei University, Seoul, South Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2013-8763","authenticated-orcid":false,"given":"Eui-Young","family":"Chung","sequence":"additional","affiliation":[{"name":"Department of Electrical and Electronic Engineering, Yonsei University, Seoul, South Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"issue":"8","key":"ref1","first-page":"9","article-title":"Language models are unsupervised multitask learners","volume":"1","author":"Radford","year":"2019","journal-title":"OpenAI Blog"},{"key":"ref2","volume-title":"Llama 3.1","year":"2024"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.18653\/v1\/D16-1264"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.18653\/v1\/P17-1099"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA52012.2021.00013"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO50266.2020.00040"},{"key":"ref7","first-page":"815","article-title":"AESPA: Asynchronous execution scheme to exploit bank-level parallelism of processing-in-memory","volume-title":"Proc. 56th Annu. IEEE\/ACM Int. Symp. Microarchit.","author":"Kal"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2024.3410842"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/les.2025.3538827"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/3620665.3640422"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.23919\/ISC.2024.10528942"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS53621.2022.00032"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP54787.2022.00019"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2366231.2337202"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2015.2414456"},{"key":"ref16","article-title":"Orca: Progressive learning from complex explanation traces of GPT-4","author":"Mukherjee","year":"2023","journal-title":"arXiv:2306.02707"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/3458817.3476146"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/3695794.3695795"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/1498765.1498785"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/3620665.3640376"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2023.3293140"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2021.3066909"},{"key":"ref23","article-title":"Samsung Advanced Institute of Technology (SAIT)","volume-title":"PIMSimulator","year":"2024"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2012.6176869"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3017775"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3200718"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2024.3484648"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/2717764.2717782"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/SAMOS.2015.7363670"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2020.2973991"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/43\/11329484\/11008368.pdf?arnumber=11008368","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,1,7]],"date-time":"2026-01-07T18:32:07Z","timestamp":1767810727000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11008368\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,1]]},"references-count":30,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2025.3571857","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2026,1]]}}}