{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,13]],"date-time":"2026-01-13T05:15:26Z","timestamp":1768281326553,"version":"3.49.0"},"reference-count":48,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2026,1,1]],"date-time":"2026-01-01T00:00:00Z","timestamp":1767225600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2026,1,1]],"date-time":"2026-01-01T00:00:00Z","timestamp":1767225600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,1,1]],"date-time":"2026-01-01T00:00:00Z","timestamp":1767225600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2026,1]]},"DOI":"10.1109\/tcad.2025.3572343","type":"journal-article","created":{"date-parts":[[2025,5,21]],"date-time":"2025-05-21T13:40:22Z","timestamp":1747834822000},"page":"204-217","source":"Crossref","is-referenced-by-count":0,"title":["EDWAC: A Deadlock-Free Scheme for Compiling Whole Programs Onto Dynamically Reconfigurable Dataflow Architectures"],"prefix":"10.1109","volume":"45","author":[{"ORCID":"https:\/\/orcid.org\/0009-0002-5733-9710","authenticated-orcid":false,"given":"Jinyi","family":"Chen","sequence":"first","affiliation":[{"name":"School of Integrated Circuits, Tsinghua University, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0485-8034","authenticated-orcid":false,"given":"Jianfeng","family":"Zhu","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Tsinghua University, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3711-9518","authenticated-orcid":false,"given":"Xingchen","family":"Man","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Tsinghua University, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Guihuan","family":"Song","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Tsinghua University, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zijiao","family":"Ma","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Tsinghua University, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shanxin","family":"Chen","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Tsinghua University, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chunyang","family":"Feng","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Tsinghua University, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yang","family":"Liu","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Tsinghua University, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5117-7920","authenticated-orcid":false,"given":"Shaojun","family":"Wei","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Tsinghua University, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7548-4116","authenticated-orcid":false,"given":"Leibo","family":"Liu","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Tsinghua University, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2021.3084804"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA53966.2022.00040"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/3357375"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080256"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/3489517.3530429"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO56248.2022.00046"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA52012.2021.00085"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA47549.2020.00063"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/307338.300982"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080255"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2017.7995277"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2018.8465892"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/3466752.3480047"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2508148.2485935"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2006.10"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/2678373.2665703"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00013"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253203"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-05089-3_14"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/12.48862"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.1993.319147"},{"key":"ref22","article-title":"Resource management for the tagged token dataflow architecture","author":"Culler","year":"1985"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1016\/0278-6125(94)90028-0"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/MC.1980.1653786"},{"key":"ref25","first-page":"918","article-title":"A fault-tolerant NoC scheme using bidirectional channel","volume-title":"Proc. 48th Design Autom. Conf.","author":"Tsai"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2002.1188678"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-63465-7_226"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2008.07.002"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-61730-2_13"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228600"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/2499370.2462163"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2018.8465799"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18074.2021.9586267"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/3470496.3527426"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/PROC.1987.13876"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/ACSSC.1994.471505"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1145\/1176887.1176895"},{"key":"ref38","first-page":"96","article-title":"Pipelining a triggered processing element","volume-title":"Proc. 50th Annu. IEEE\/ACM Int. Symp. Microarchit.","author":"Repetti"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1145\/356603.356607"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1145\/3597614"},{"key":"ref41","volume-title":"Interprocedural Symbolic Analysis","author":"Havlak","year":"1995"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1145\/202530.202534"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1145\/2480741.2480743"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1145\/192724.192731"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/DAC56929.2023.10247862"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2014.6983050"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-11404-6_3"},{"key":"ref48","first-page":"1388","article-title":"AURORA: Automated refinement of coarse-grained reconfigurable accelerators","volume-title":"Proc. Design, Autom. Test Eur. Conf. Exhibit. (DATE)","author":"Tan"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/43\/11329484\/11008524.pdf?arnumber=11008524","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,1,12]],"date-time":"2026-01-12T22:01:09Z","timestamp":1768255269000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11008524\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,1]]},"references-count":48,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2025.3572343","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2026,1]]}}}