{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,7]],"date-time":"2026-01-07T06:09:29Z","timestamp":1767766169684,"version":"3.48.0"},"reference-count":34,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2026,1,1]],"date-time":"2026-01-01T00:00:00Z","timestamp":1767225600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2026,1,1]],"date-time":"2026-01-01T00:00:00Z","timestamp":1767225600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,1,1]],"date-time":"2026-01-01T00:00:00Z","timestamp":1767225600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["62374047"],"award-info":[{"award-number":["62374047"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["62174038"],"award-info":[{"award-number":["62174038"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"name":"State Key Laboratory of Processors, Institute of Computing Technology, CAS","award":["CLQ 202407"],"award-info":[{"award-number":["CLQ 202407"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2026,1]]},"DOI":"10.1109\/tcad.2025.3577539","type":"journal-article","created":{"date-parts":[[2025,6,6]],"date-time":"2025-06-06T13:42:14Z","timestamp":1749217334000},"page":"373-386","source":"Crossref","is-referenced-by-count":0,"title":["DAGSIS: A DAG-Aware MAGIC-Based Synthesis Framework for In-Memory Computing"],"prefix":"10.1109","volume":"45","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-7067-4081","authenticated-orcid":false,"given":"Lian","family":"Yao","sequence":"first","affiliation":[{"name":"School of Computer Science and Technology, Guangdong University of Technology, Guangzhou, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6470-9794","authenticated-orcid":false,"given":"Jigang","family":"Wu","sequence":"additional","affiliation":[{"name":"School of Computer Science and Technology, Guangdong University of Technology, Guangzhou, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2329-502X","authenticated-orcid":false,"given":"Peng","family":"Liu","sequence":"additional","affiliation":[{"name":"School of Computer Science and Technology, Guangdong University of Technology, Guangzhou, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8346-2635","authenticated-orcid":false,"given":"Siew-Kei","family":"Lam","sequence":"additional","affiliation":[{"name":"School of Computer Science and Engineering, Nanyang Technological University, Jurong West, Singapore"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2023.3333851"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2023.3288763"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2024.3375125"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2021.3062293"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2020.3011522"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2282132"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2014.2357292"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2846699"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2019.2931188"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2002.804386"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2488484"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.1987.1270347"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1996.545653"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203782"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2018.10.001"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8714939"},{"key":"ref17","first-page":"1","article-title":"Logic synthesis for digital in-memory computing","volume-title":"Proc. IEEE\/ACM Int. Conf. Comput. Aided Design (ICCAD)","author":"Haq Rashed"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2015.2484299"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/37888.37940"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2023.3263723"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD57390.2023.10323667"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2763171"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.3015465"},{"key":"ref24","first-page":"1","article-title":"Execution sequence optimization for processing in-memory using parallel data preparation","volume-title":"Proc. 61st ACM\/IEEE Design Autom. Conf.","author":"Rashed"},{"volume-title":"ABC: A system for sequential synthesis and verification","year":"2007","author":"Synthesis","key":"ref25"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1992.227754"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1126\/science.ade3483"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1989.100747"},{"key":"ref29","first-page":"56","article-title":"Using Strahler numbers for real time visual exploration of huge graphs","volume-title":"Proc. Int. Conf. Comput. Vis. Graph.","volume":"1","author":"Auber"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/3370748.3406557"},{"volume-title":"Introduction to Algorithm","year":"2001","author":"Cormen","key":"ref31"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/2049662.2049663"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2019.8702600"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.3018502"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/43\/11329484\/11027572.pdf?arnumber=11027572","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,1,7]],"date-time":"2026-01-07T05:58:17Z","timestamp":1767765497000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11027572\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,1]]},"references-count":34,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2025.3577539","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"type":"print","value":"0278-0070"},{"type":"electronic","value":"1937-4151"}],"subject":[],"published":{"date-parts":[[2026,1]]}}}