{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,16]],"date-time":"2026-06-16T05:21:45Z","timestamp":1781587305930,"version":"3.54.5"},"reference-count":45,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2026,1,1]],"date-time":"2026-01-01T00:00:00Z","timestamp":1767225600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2026,1,1]],"date-time":"2026-01-01T00:00:00Z","timestamp":1767225600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,1,1]],"date-time":"2026-01-01T00:00:00Z","timestamp":1767225600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["60973010"],"award-info":[{"award-number":["60973010"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2026,1]]},"DOI":"10.1109\/tcad.2025.3579322","type":"journal-article","created":{"date-parts":[[2025,6,12]],"date-time":"2025-06-12T13:42:52Z","timestamp":1749735772000},"page":"190-203","source":"Crossref","is-referenced-by-count":1,"title":["Reactive Deadlock Avoidance Based on Focus Routing Graph Classification for Triplet-Based Architecture Network-on-Chip"],"prefix":"10.1109","volume":"45","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-5296-9743","authenticated-orcid":false,"given":"Karim","family":"Soliman","sequence":"first","affiliation":[{"name":"School of Computer Science, Beijing Institute of Technology, Beijing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Chunfeng","family":"Li","sequence":"additional","affiliation":[{"name":"School of Computer Science, Beijing Institute of Technology, Beijing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5175-9760","authenticated-orcid":false,"given":"Feng","family":"Shi","sequence":"additional","affiliation":[{"name":"School of Computer Science, Beijing Institute of Technology, Beijing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"issue":"1","key":"ref1","first-page":"21","article-title":"Survey of network on chip (NOC) architectures & contributions","volume":"3","author":"Agarwal","year":"2009","journal-title":"J. Eng., Comput. Archit."},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2018.10.001"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4419-6460-1_5"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/3301308"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.14716\/ijtech.v10i2.795"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.2010691"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2024.3371255"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2010.120"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1016\/j.tcs.2014.10.034"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2007.4429979"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2011.04.001"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2013.2276399"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2017.2776909"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2959618"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/71.798315"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2022.3227460"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2019.2942129"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2020.2986297"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2023.3306719"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2023.3305669"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2013.09.006"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2020.103809"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2119150"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2012010"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2024.3365954"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ICIEA.2007.4318408"},{"key":"ref27","first-page":"410","article-title":"A shortest path routing algorithm in triplet-based network","volume":"29","author":"Wang","year":"2009","journal-title":"Trans. Beijing Inst. Technol."},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/HPCC\/SmartCity\/DSS.2018.00103"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2024.105091"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1016\/j.parco.2024.103094"},{"issue":"4","key":"ref31","first-page":"1","article-title":"Deadlock-free strategies based on synchronized hamiltonian ring in triplet-based many-core architecture","volume":"62","author":"Chunfeng","year":"2024","journal-title":"J. Comput. Res. Develop."},{"key":"ref32","volume-title":"A layout and routing scheme for multi-core\/many-core architecture TriBA-CMPs","author":"Feng","year":"2017"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1987.1676939"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2013.2295523"},{"key":"ref35","volume-title":"Principles and Practices of Interconnection Networks","author":"Dally","year":"2004"},{"key":"ref36","article-title":"The gem5 simulator: Version 20.0","volume-title":"arXiv:2007.03152","author":"Lowe-Power","year":"2020"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218539"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2012.31"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1145\/3053277.3053279"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1145\/2870633"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2022.3217296"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2268548"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2009.5306792"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364439"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1145\/1132952.1132953"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/43\/11329484\/11032167.pdf?arnumber=11032167","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,1,7]],"date-time":"2026-01-07T05:51:48Z","timestamp":1767765108000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11032167\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,1]]},"references-count":45,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2025.3579322","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2026,1]]}}}