{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,7]],"date-time":"2026-03-07T18:05:08Z","timestamp":1772906708281,"version":"3.50.1"},"reference-count":34,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2026,2,1]],"date-time":"2026-02-01T00:00:00Z","timestamp":1769904000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2026,2,1]],"date-time":"2026-02-01T00:00:00Z","timestamp":1769904000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,2,1]],"date-time":"2026-02-01T00:00:00Z","timestamp":1769904000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"German Research Foundation (DFG) within the Project PLiM","award":["DR 287\/35-1"],"award-info":[{"award-number":["DR 287\/35-1"]}]},{"name":"German Research Foundation (DFG) within the Project PLiM","award":["DR 287\/35-2"],"award-info":[{"award-number":["DR 287\/35-2"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2026,2]]},"DOI":"10.1109\/tcad.2025.3583199","type":"journal-article","created":{"date-parts":[[2025,6,25]],"date-time":"2025-06-25T14:23:28Z","timestamp":1750861408000},"page":"845-854","source":"Crossref","is-referenced-by-count":2,"title":["veriSiM: Formal Verification of SPICE Netlists for MAGIC-Based Logic-in-Memory"],"prefix":"10.1109","volume":"45","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-7237-5878","authenticated-orcid":false,"given":"Chandan Kumar","family":"Jha","sequence":"first","affiliation":[{"name":"Institute of Computer Science, University of Bremen, Bremen, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8297-1470","authenticated-orcid":false,"given":"Simranjeet","family":"Singh","sequence":"additional","affiliation":[{"name":"Peter Grünberg Institute (PGI-7), Forschungszentrum Jülich GmbH, Jülich, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0004-7408-8399","authenticated-orcid":false,"given":"Khushboo","family":"Qayyum","sequence":"additional","affiliation":[{"name":"German Research Centre for Artificial Intelligence, DFKI, Bremen, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0008-6434-7667","authenticated-orcid":false,"given":"Ankit","family":"Bende","sequence":"additional","affiliation":[{"name":"Peter Grünberg Institute (PGI-7), Forschungszentrum Jülich GmbH, Jülich, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3586-8590","authenticated-orcid":false,"given":"Muhammad","family":"Hassan","sequence":"additional","affiliation":[{"name":"Institute of Computer Science, and the German Research Centre for Artificial Intelligence, DFKI, University of Bremen, Bremen, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5432-0286","authenticated-orcid":false,"given":"Vikas","family":"Rana","sequence":"additional","affiliation":[{"name":"Peter Grünberg Institute (PGI-7), Forschungszentrum Jülich GmbH, Jülich, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3708-5621","authenticated-orcid":false,"given":"Farhad","family":"Merchant","sequence":"additional","affiliation":[{"name":"Faculty of Science and Engineering, University of Groningen, Groningen, The Netherlands"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9872-1740","authenticated-orcid":false,"given":"Rolf","family":"Drechsler","sequence":"additional","affiliation":[{"name":"Institute of Computer Science, and the German Research Centre for Artificial Intelligence, DFKI, University of Bremen, Bremen, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1088\/1361-6463\/ab37b6"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1063\/5.0136403"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218505"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1002\/aelm.201600090"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID60093.2024.00100"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2020.3001247"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2282132"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2014.2357292"},{"key":"ref9","first-page":"948","article-title":"Fast logic synthesis for RRAM-based in-memory computing using majority-inverter graphs","volume-title":"Proc. Design, Autom. Test Europe Conf. Exhibit. (DATE)","author":"Shirinzadeh"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JXCDC.2022.3222015"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2023.3242976"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2019.2931188"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2016.2570248"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2792474"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/LES.2023.3298740"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID60093.2024.00102"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ASP-DAC58780.2024.10473924"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1007\/b105236"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/3661308"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/3615358"},{"key":"ref21","first-page":"1","article-title":"Contra: Area-constrained technology mapping framework for memristive memory processing unit","volume-title":"Proc. 39th Int. Conf. Comput.-Aided Design","author":"Bhattacharjee"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/3649476.3658766"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2024.3424682"},{"key":"ref24","first-page":"1","article-title":"Yosys-a free verilog synthesis suite","volume-title":"Proc. 21st Austrian Workshop Microelectron. (Austrochip)","author":"Wolf"},{"key":"ref25","volume-title":"Handbook of Satisfiability","volume":"185","author":"Biere","year":"2009"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/DSD64264.2024.00017"},{"key":"ref27","first-page":"151","article-title":"A neural Netlist of 10 combinational benchmark circuits","volume-title":"Proc. IEEE ISCAS: Special Session ATPG Fault Simul.","author":"Brglez"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1989.100747"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/54.867894"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-27739-9_1655-1"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/3465371"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-72016-2_8"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2022.3209550"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-72016-2_8"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/43\/11360509\/11050967.pdf?arnumber=11050967","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,1,22]],"date-time":"2026-01-22T21:01:56Z","timestamp":1769115716000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11050967\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,2]]},"references-count":34,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2025.3583199","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2026,2]]}}}