{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,27]],"date-time":"2026-03-27T23:37:23Z","timestamp":1774654643787,"version":"3.50.1"},"reference-count":36,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2026,2,1]],"date-time":"2026-02-01T00:00:00Z","timestamp":1769904000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"funder":[{"name":"Supercool: Design methods and tools for superconducting electronics","award":["200021_1920981"],"award-info":[{"award-number":["200021_1920981"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2026,2]]},"DOI":"10.1109\/tcad.2025.3583206","type":"journal-article","created":{"date-parts":[[2025,7,11]],"date-time":"2025-07-11T17:44:22Z","timestamp":1752255862000},"page":"732-745","source":"Crossref","is-referenced-by-count":1,"title":["Scalable Sequential Logic Synthesis Using Observability Don\u2019t Care Conditions"],"prefix":"10.1109","volume":"45","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-4438-307X","authenticated-orcid":false,"given":"Dewmini Sudara","family":"Marakkalage","sequence":"first","affiliation":[{"name":"Integrated Systems Laboratory, Swiss Federal Institute of Technology Lausanne, Lausanne, Switzerland"}]},{"given":"Eleonora","family":"Testa","sequence":"additional","affiliation":[{"name":"Synopsys Inc., Design Group, Sunnyvale, CA, USA"}]},{"given":"Giulia","family":"Meuli","sequence":"additional","affiliation":[{"name":"Synopsys Inc., Design Group, Agrate Brianza, Italy"}]},{"given":"Walter Lau","family":"Neto","sequence":"additional","affiliation":[{"name":"Synopsys Inc., Design Group, Sunnyvale, CA, USA"}]},{"given":"Alan","family":"Mishchenko","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering and Computer Sciences, University of California, Berkeley, CA, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7827-3215","authenticated-orcid":false,"given":"Giovanni De","family":"Micheli","sequence":"additional","affiliation":[{"name":"Integrated Systems Laboratory, Swiss Federal Institute of Technology Lausanne, Lausanne, Switzerland"}]},{"given":"Luca","family":"Amar\u00f9","sequence":"additional","affiliation":[{"name":"Synopsys Inc., Design Group, Sunnyvale, CA, USA"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2008.4681580"},{"key":"ref2","volume-title":"TSMC\u2019s new 3nm chip wafers priced at $20,000.","year":"2023"},{"key":"ref3","volume-title":"SIS: A System for Sequential Circuit Synthesis","author":"Sentovich","year":"1992"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/BF01759032"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2481860"},{"key":"ref6","first-page":"101","article-title":"Optimal redundancy removal without fixedpoint computation","volume-title":"Proc. FMCAD","author":"Case"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391605"},{"key":"ref8","first-page":"415","article-title":"Sequential rewriting and synthesis","volume-title":"Proc. IWLS","author":"Brayton"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090893"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/43.62792"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/FAMCAD.2007.31"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-40922-X_23"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/43.851997"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065700"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1990.129965"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/2068716.2068720"},{"key":"ref17","first-page":"15","article-title":"Scalable logic synthesis using a simple circuit structure","volume-title":"Proc. IWLS","author":"Mishchenko"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1146970"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2020.3045014"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2021.3108704"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996688"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/337292.337611"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.23919\/DATE58400.2024.10546595"},{"key":"ref24","first-page":"1","article-title":"Enabling scalable sequential synthesis and formal verification in an industrial flow","volume-title":"Proc. IWLS","author":"Testa"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1983.1676139"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/43.3211"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ASP-DAC52403.2022.9712526"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.23919\/DATE58400.2024.10546807"},{"key":"ref29","volume-title":"Synthesis and Optimization of Digital Circuits","author":"Micheli","year":"1994"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2001.968725"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2002.804386"},{"key":"ref32","volume-title":"FRAIGs: A Unifying Representation for Logic Synthesis and Verification","author":"Mishchenko","year":"2005"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.21236\/ADA360973"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-14295-6_5"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-81955-1_28"},{"key":"ref36","volume-title":"OpenCores.","year":"2023"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/43\/11360509\/11078761.pdf?arnumber=11078761","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,1,22]],"date-time":"2026-01-22T21:01:59Z","timestamp":1769115719000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11078761\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,2]]},"references-count":36,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2025.3583206","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2026,2]]}}}