{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,14]],"date-time":"2026-03-14T18:29:39Z","timestamp":1773512979609,"version":"3.50.1"},"reference-count":62,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2026,3,1]],"date-time":"2026-03-01T00:00:00Z","timestamp":1772323200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2026,3,1]],"date-time":"2026-03-01T00:00:00Z","timestamp":1772323200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,3,1]],"date-time":"2026-03-01T00:00:00Z","timestamp":1772323200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"Provincial Natural Science Foundation of China","doi-asserted-by":"publisher","award":["LH2023F103"],"award-info":[{"award-number":["LH2023F103"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2026,3]]},"DOI":"10.1109\/tcad.2025.3597525","type":"journal-article","created":{"date-parts":[[2025,8,11]],"date-time":"2025-08-11T17:43:32Z","timestamp":1754934212000},"page":"1339-1351","source":"Crossref","is-referenced-by-count":2,"title":["MultiSky: Dynamic Resource Allocation Framework for High-Throughput CGRA Multitask Execution"],"prefix":"10.1109","volume":"45","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-1189-7661","authenticated-orcid":false,"given":"Yufei","family":"Yang","sequence":"first","affiliation":[{"name":"School of Electronics and Information Engineering, Harbin Institute of Technology, Harbin, Heilongjiang, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1399-0352","authenticated-orcid":false,"given":"Chenhao","family":"Xie","sequence":"additional","affiliation":[{"name":"School of Computer Science and Engineering, Beihang University, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2741-6033","authenticated-orcid":false,"given":"Rui","family":"Wang","sequence":"additional","affiliation":[{"name":"School of Computer Science and Engineering, Beihang University, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5834-9772","authenticated-orcid":false,"given":"Liansheng","family":"Liu","sequence":"additional","affiliation":[{"name":"School of Electronics and Information Engineering, Harbin Institute of Technology, Harbin, Heilongjiang, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7424-1008","authenticated-orcid":false,"given":"Xiyuan","family":"Peng","sequence":"additional","affiliation":[{"name":"School of Electronics and Information Engineering, Harbin Institute of Technology, Harbin, Heilongjiang, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3315-5581","authenticated-orcid":false,"given":"Yu","family":"Peng","sequence":"additional","affiliation":[{"name":"School of Electronics and Information Engineering, Harbin Institute of Technology, Harbin, Heilongjiang, China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/3307650.3322249"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/isca45697.2020.00032"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080256"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/isca45697.2020.00035"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/3466752.3480047"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/3582016.3582051"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA57654.2024.00016"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/isca52012.2021.00039"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750414"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA53966.2022.00040"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2021.3081074"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA51647.2021.00042"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/3357375"},{"key":"ref14","volume-title":"Tx510","year":"2025"},{"key":"ref15","first-page":"1","article-title":"Flexible video processing platform for 8K UHD TV","volume-title":"Proc. IEEE Hot Chips 27 Symp. (HCS)","author":"Kim"},{"key":"ref16","volume-title":"PACT XPP technologies","year":"2025"},{"key":"ref17","volume-title":"Tsinghua University and Montage Technology Collaborate to Bring Indigenous Data Center Solutions to China","year":"2016"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/CANDAR51075.2020.00011"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8341982"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/3330345.3330364"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2021.3115630"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/980152.980156"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/2638558"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-71431-6_3"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/SASP.2011.5941087"},{"key":"ref26","first-page":"298","article-title":"A dynamic partial reconfigurable CGRA framework for multi-kernel applications","volume-title":"Proc. Int. Conf. Field Program. Technol. (ICFPT)","author":"Zhu"},{"issue":"2","key":"ref27","doi-asserted-by":"crossref","first-page":"306","DOI":"10.1109\/TCAD.2021.3058313","article-title":"ChordMap: Automated mapping of streaming applications onto CGRA","volume":"41","author":"Li","year":"2022","journal-title":"IEEE Trans. Comput.-Aided Design Integr. Circuits Syst."},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA53966.2022.00030"},{"issue":"3","key":"ref29","doi-asserted-by":"crossref","first-page":"947","DOI":"10.1109\/JSSC.2023.3313116","article-title":"Amber: A 16-nm system-on-chip with a coarse-grained reconfigurable array for flexible acceleration of dense linear algebra","volume":"59","author":"Feng","year":"2024","journal-title":"IEEE J. Solid-State Circuits"},{"key":"ref30","article-title":"Hardware abstractions and hardware mechanisms to support multi-task execution on coarse-grained reconfigurable arrays","author":"Kong","year":"2023","journal-title":"arXiv:2301.00861"},{"issue":"8","key":"ref31","doi-asserted-by":"crossref","first-page":"2979","DOI":"10.1109\/TCAD.2025.3537975","article-title":"DynMap: A heuristic dynamic mapper for CGRA multi-task dynamic resource allocation","volume":"44","author":"Yang","year":"2025","journal-title":"IEEE Trans. Comput.-Aided Design Integr. Circuits Syst."},{"key":"ref32","volume-title":"Clang C language family Frontend for LLVM","year":"2025"},{"key":"ref33","volume-title":"The LLVM compiler infrastructure project","year":"2025"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD50377.2020.00070"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD53106.2021.00018"},{"key":"ref36","first-page":"1338","article-title":"ICED: An integrated CGRA framework enabling DVFS-aware acceleration","volume-title":"Proc. 57th IEEE\/ACM Int. Symp. Microarchit. (MICRO)","author":"Tan"},{"key":"ref37","first-page":"1","article-title":"Systolic array placement on FPGAs","volume-title":"Proc. IEEE\/ACM Int. Conf. Comput. Aided Design (ICCAD)","author":"Hu"},{"issue":"4","key":"ref38","doi-asserted-by":"crossref","first-page":"963","DOI":"10.1109\/TVLSI.2024.3521394","article-title":"ISARA: An island-style systolic array reconfigurable accelerator based on memristors for deep neural networks","volume":"33","author":"Yang","year":"2025","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1145\/3604802"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/isca52012.2021.00085"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1145\/3470496.3527426"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1145\/3579371.3589081"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488757"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062322"},{"key":"ref45","first-page":"1","article-title":"DFGNet: Mapping dataflow graph onto CGRA by a deep learning approach","volume-title":"Proc. IEEE Int. Symp. Circuits Syst. (ISCAS)","author":"Yin"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2012.6412149"},{"key":"ref47","first-page":"1192","article-title":"HiMap: Fast and scalable high-quality mapping on CGRA via hierarchical abstraction","volume-title":"Proc. Design, Autom. Test Europe Conf. Exhibit. (DATE)","author":"Wijerathne"},{"key":"ref48","first-page":"1","article-title":"DNestMap: Mapping deeply-nested loops on ultra-low power CGRAs","volume-title":"Proc. 55th ACM\/ESDA\/IEEE Design Autom. Conf. (DAC)","author":"Karunaratne"},{"key":"ref49","first-page":"1","article-title":"FLEX: Introducing flexible execution on CGRA with spatio-temporal vector dataflow","volume-title":"Proc. IEEE\/ACM Int. Conf. Comput. Aided Design (ICCAD)","author":"Bandara"},{"issue":"12","key":"ref50","doi-asserted-by":"crossref","first-page":"2981","DOI":"10.1109\/TPDS.2020.3007492","article-title":"Pattern-based dynamic compilation system for CGRAs with online configuration transformation","volume":"31","author":"Liu","year":"2020","journal-title":"IEEE Trans. Parallel Distrib. Syst."},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1049\/cje.2021.07.021"},{"issue":"9","key":"ref52","doi-asserted-by":"crossref","first-page":"2216","DOI":"10.1109\/TPDS.2021.3063670","article-title":"A survey of system architectures and techniques for FPGA Virtualization","volume":"32","author":"Quraishi","year":"2021","journal-title":"IEEE Trans. Parallel Distrib. Syst."},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1145\/3193827"},{"key":"ref54","volume-title":"MEMORY HiCORDER MR6000 Hioki","year":"2025"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062262"},{"issue":"3","key":"ref56","first-page":"381","article-title":"HReA: An energy-efficient embedded dynamically reconfigurable fabric for 13-dwarfs processing","volume":"65","author":"Liu","year":"2018","journal-title":"IEEE Trans. Circuits Syst. II, Exp. Briefs"},{"key":"ref57","volume-title":"Polybench","author":"Pouchet","year":"2023"},{"key":"ref58","volume-title":"Kintex 7 FPGAs"},{"key":"ref59","volume-title":"12th Generation Intel\u00ae Core\u2122 i7 Processors"},{"key":"ref60","volume-title":"StreamingBench","author":"Tan","year":"2023"},{"key":"ref61","doi-asserted-by":"publisher","DOI":"10.1145\/3445814.3446715"},{"key":"ref62","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD57390.2023.10323910"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/43\/11404293\/11121915.pdf?arnumber=11121915","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,2,23]],"date-time":"2026-02-23T20:48:02Z","timestamp":1771879682000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11121915\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,3]]},"references-count":62,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2025.3597525","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2026,3]]}}}