{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,23]],"date-time":"2026-02-23T21:24:59Z","timestamp":1771881899490,"version":"3.50.1"},"reference-count":32,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2026,3,1]],"date-time":"2026-03-01T00:00:00Z","timestamp":1772323200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2026,3,1]],"date-time":"2026-03-01T00:00:00Z","timestamp":1772323200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,3,1]],"date-time":"2026-03-01T00:00:00Z","timestamp":1772323200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"Science and Technology Innovation (STI) 2030\u2014Major Projects","award":["2021ZD0201205"],"award-info":[{"award-number":["2021ZD0201205"]}]},{"name":"Beijing Advanced Innovation Center for Integrated Circuits"},{"name":"Shanghai Municipal Science and Technology Major Project"},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"crossref","award":["92464302"],"award-info":[{"award-number":["92464302"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"crossref"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"crossref","award":["62025111"],"award-info":[{"award-number":["62025111"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"crossref"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"crossref","award":["62495100"],"award-info":[{"award-number":["62495100"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"crossref"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"crossref","award":["62422405"],"award-info":[{"award-number":["62422405"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"crossref"}]},{"DOI":"10.13039\/501100018550","name":"STI 2030\u2014Major Projects","doi-asserted-by":"publisher","award":["2021ZD0201205"],"award-info":[{"award-number":["2021ZD0201205"]}],"id":[{"id":"10.13039\/501100018550","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2026,3]]},"DOI":"10.1109\/tcad.2025.3600366","type":"journal-article","created":{"date-parts":[[2025,8,19]],"date-time":"2025-08-19T18:16:12Z","timestamp":1755627372000},"page":"1146-1159","source":"Crossref","is-referenced-by-count":0,"title":["MiniBuf: An On-Chip Buffer Allocation Framework Toward Minimizing Buffer Size and Latency for Memristor-Based CNN Accelerator"],"prefix":"10.1109","volume":"45","author":[{"ORCID":"https:\/\/orcid.org\/0009-0003-7040-6719","authenticated-orcid":false,"given":"Ruihua","family":"Yu","sequence":"first","affiliation":[{"name":"School of Integrated Circuits, Beijing National Research Center for Information Science and Technology (BNRist), Beijing Innovation Center for Future Chips, Tsinghua University, Beijing, China"}]},{"ORCID":"https:\/\/orcid.org\/0009-0006-9442-2790","authenticated-orcid":false,"given":"Chenhuan","family":"Zou","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Beijing National Research Center for Information Science and Technology (BNRist), Beijing Innovation Center for Future Chips, Tsinghua University, Beijing, China"}]},{"given":"Jiaming","family":"Li","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Beijing National Research Center for Information Science and Technology (BNRist), Beijing Innovation Center for Future Chips, Tsinghua University, Beijing, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2417-983X","authenticated-orcid":false,"given":"Bin","family":"Gao","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Beijing National Research Center for Information Science and Technology (BNRist), Beijing Innovation Center for Future Chips, Tsinghua University, Beijing, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8369-0067","authenticated-orcid":false,"given":"Jianshi","family":"Tang","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Beijing National Research Center for Information Science and Technology (BNRist), Beijing Innovation Center for Future Chips, Tsinghua University, Beijing, China"}]},{"given":"He","family":"Qian","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Beijing National Research Center for Information Science and Technology (BNRist), Beijing Innovation Center for Future Chips, Tsinghua University, Beijing, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8359-7997","authenticated-orcid":false,"given":"Huaqiang","family":"Wu","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Beijing National Research Center for Information Science and Technology (BNRist), Beijing Innovation Center for Future Chips, Tsinghua University, Beijing, China"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2016.90"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-24574-4_28"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2016.91"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1016\/j.eng.2020.01.007"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358263"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2021.3082868"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/3297858.3304049"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001139"},{"key":"ref9","first-page":"236","article-title":"Sparse ReRAM engine: Joint exploration of activation and weight sparsity in compressed neural networks","volume-title":"Proc. ACM\/IEEE 46th Annu. Int. Symp. Comput. Archit. (ISCA)","author":"Yang"},{"key":"ref10","first-page":"949","article-title":"Effective zero compression on ReRAM-based sparse DNN accelerators","volume-title":"Proc. 59th ACM\/IEEE Design Autom. Conf.","author":"Shin"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-018-0092-2"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1038.\/s41586-020-1942-4"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1038\/s41467-023-42981-1"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1038\/s41586-022-04992-8"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-023-01010-1"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1038\/s41586-023-06337-5"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.5281\/zenodo.7347926"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA51647.2021.00056"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080246"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2016.7783725"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/DAC56929.2023.10247928"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2017.106"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TPAMI.2016.2577031"},{"key":"ref24","first-page":"1","article-title":"Design guidelines of RRAM based neural-processing-unit: A joint device-circuit-algorithm analysis","volume-title":"Proc. 56th ACM\/IEEE Design Autom. Conf. (DAC)","author":"Zhang"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1155\/2013\/702694"},{"key":"ref26","first-page":"25","article-title":"Linked list basics","volume":"1","author":"Parlante","year":"2001","journal-title":"Stanford CS Education Library"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/500001.500018"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2020.3004543"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2022.3221390"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.23919\/DATE56975.2023.10137203"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.2998728"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2019.2958568"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/43\/11404293\/11130396.pdf?arnumber=11130396","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,2,23]],"date-time":"2026-02-23T20:48:17Z","timestamp":1771879697000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11130396\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,3]]},"references-count":32,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2025.3600366","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2026,3]]}}}