{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,26]],"date-time":"2026-03-26T20:51:56Z","timestamp":1774558316961,"version":"3.50.1"},"reference-count":47,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2026,4,1]],"date-time":"2026-04-01T00:00:00Z","timestamp":1775001600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2026,4,1]],"date-time":"2026-04-01T00:00:00Z","timestamp":1775001600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,4,1]],"date-time":"2026-04-01T00:00:00Z","timestamp":1775001600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["92373206"],"award-info":[{"award-number":["92373206"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["92373205"],"award-info":[{"award-number":["92373205"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["62222411"],"award-info":[{"award-number":["62222411"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["62025404"],"award-info":[{"award-number":["62025404"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Key R&D Program of China","doi-asserted-by":"publisher","award":["2023YFB4404400"],"award-info":[{"award-number":["2023YFB4404400"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2026,4]]},"DOI":"10.1109\/tcad.2025.3602743","type":"journal-article","created":{"date-parts":[[2025,8,26]],"date-time":"2025-08-26T19:21:58Z","timestamp":1756236118000},"page":"1584-1597","source":"Crossref","is-referenced-by-count":0,"title":["Chipletizer 2.0: Toward Cost-Effective Chiplet Design via Reuse-Aware Decomposition"],"prefix":"10.1109","volume":"45","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-7134-4981","authenticated-orcid":false,"given":"Fuping","family":"Li","sequence":"first","affiliation":[{"name":"State Key Laboratory of Processors, Institute of Computing Technology, CAS, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0002-9327-0845","authenticated-orcid":false,"given":"Ding","family":"Yuan","sequence":"additional","affiliation":[{"name":"University of Chinese Academy of Sciences, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0646-4183","authenticated-orcid":false,"given":"Yujie","family":"Wang","sequence":"additional","affiliation":[{"name":"University of Chinese Academy of Sciences, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0000-1478-3489","authenticated-orcid":false,"given":"Juelei","family":"Zhou","sequence":"additional","affiliation":[{"name":"CICS, Institute of Computing Technology, CAS, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0003-0738-4174","authenticated-orcid":false,"given":"Xihao","family":"Liang","sequence":"additional","affiliation":[{"name":"University of Chinese Academy of Sciences, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0904-6681","authenticated-orcid":false,"given":"Yinhe","family":"Han","sequence":"additional","affiliation":[{"name":"University of Chinese Academy of Sciences, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8082-4218","authenticated-orcid":false,"given":"Huawei","family":"Li","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Processors, Institute of Computing Technology, CAS, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0874-814X","authenticated-orcid":false,"given":"Xiaowei","family":"Li","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Processors, Institute of Computing Technology, CAS, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5172-4736","authenticated-orcid":false,"given":"Ying","family":"Wang","sequence":"additional","affiliation":[{"name":"University of Chinese Academy of Sciences, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA52012.2021.00014"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/3093337.3037749"},{"key":"ref3","first-page":"121","article-title":"Chiplet actuary: A quantitative cost model and multi-Chiplet architecture exploration","volume-title":"Proc. ACM\/IEEE Design Autom. Conf. (DAC)","author":"Feng"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.23919\/ICS.2024.3451428"},{"key":"ref5","first-page":"1","article-title":"GIA: A reusable general interposer architecture for agile chiplet integration","volume-title":"Proc. IEEE\/ACM Int. Conf. Comput. Aided Design (ICCAD)","author":"Li"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/s42514-022-00093-0"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ASP-DAC58780.2024.10473888"},{"key":"ref8","first-page":"1","article-title":"Architecture, chip, and package co-design flow for 2.5D IC design enabling heterogeneous IP reuse","volume-title":"Proc. 56th Annu. Design Autom. Conf.","author":"Kim"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.23919\/DATE51398.2021.9474021"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/3569052.3578917"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2021.3085578"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/vlsitechnologyandcir46783.2024.10631545"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.23919\/DATE56975.2023.10137172"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2023.3347302"},{"key":"ref15","first-page":"930","article-title":"Heterogeneous die-to-die interfaces: Enabling more flexible chiplet interconnection systems","volume-title":"Proc. 56th Annu. IEEE\/ACM Int. Symp. Microarchitecture","author":"Feng"},{"key":"ref16","volume-title":"Cadence Innovus Implementation System","year":"2025"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2875092"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/cicc51472.2021.9431555"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2018.00047"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/SLIP.2019.8771333"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2020.2968904"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ASP-DAC47756.2020.9045734"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD53106.2021.00069"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.2970019"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.23919\/DATE51398.2021.9474011"},{"key":"ref26","first-page":"1","article-title":"Reclaiming dark silicon using thermally-aware chiplet organization in 2.5D integrated systems","volume-title":"Proc. Boston Area Archit. Workshop","author":"Coskun"},{"key":"ref27","first-page":"1","article-title":"Multi-package co-design for chiplet integration","volume-title":"Proc. IEEE\/ACM Int. Conf. Comput. Aided Design (ICCAD)","author":"Zhuang"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2018.8297375"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.23919\/DATE58400.2024.10546812"},{"key":"ref30","first-page":"1","article-title":"Multiple chip planning for chip-interposer codesign","volume-title":"Proc. 50th ACM\/EDAC\/IEEE Design Autom. Conf. (DAC)","author":"Ho"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1038\/s44287-024-00078-x"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-031-01725-4"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.870076"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1016\/S0012-365X(99)00108-9"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/DAC56929.2023.10247947"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593142"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/SLIP.2019.8771326"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1007\/978-0-387-92280-5_2"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/TEMC.2017.2782704"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1023\/A:1020853410145"},{"key":"ref41","volume-title":"Rockchip Products","year":"2025"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/HCS49909.2020.9220434"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42613.2021.9365803"},{"key":"ref44","volume-title":"Designware Die-to-Die 112g USR\/XSR Phy & Die-to-Die Controller","year":"2025"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2012.31"},{"key":"ref46","volume-title":"Gurobi Optimizer","year":"2025"},{"key":"ref47","first-page":"70355","article-title":"TpuGraphs: A performance prediction dataset on large tensor computational graphs","volume-title":"Proc. Adv. Neural Inf. Process. Syst.","author":"Phothilimthana"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/43\/11450487\/11142315.pdf?arnumber=11142315","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,3,26]],"date-time":"2026-03-26T19:50:12Z","timestamp":1774554612000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11142315\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,4]]},"references-count":47,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2025.3602743","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2026,4]]}}}