{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,23]],"date-time":"2026-02-23T21:24:26Z","timestamp":1771881866364,"version":"3.50.1"},"reference-count":63,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2026,3,1]],"date-time":"2026-03-01T00:00:00Z","timestamp":1772323200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2026,3,1]],"date-time":"2026-03-01T00:00:00Z","timestamp":1772323200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,3,1]],"date-time":"2026-03-01T00:00:00Z","timestamp":1772323200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["62474196"],"award-info":[{"award-number":["62474196"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["62402515"],"award-info":[{"award-number":["62402515"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2026,3]]},"DOI":"10.1109\/tcad.2025.3603097","type":"journal-article","created":{"date-parts":[[2025,8,26]],"date-time":"2025-08-26T19:21:58Z","timestamp":1756236118000},"page":"1509-1522","source":"Crossref","is-referenced-by-count":0,"title":["SRepair: Symbolic Regression-Based Repair for Hardware Design Code"],"prefix":"10.1109","volume":"45","author":[{"ORCID":"https:\/\/orcid.org\/0009-0004-6107-5927","authenticated-orcid":false,"given":"Zizhen","family":"Liu","sequence":"first","affiliation":[{"name":"Key Laboratory of Software Engineering for Complex Systems, College of Computer Science and Technology, National University of Defense Technology, Changsha, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8383-1939","authenticated-orcid":false,"given":"Deheng","family":"Yang","sequence":"additional","affiliation":[{"name":"Academy of Military Sciences, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4204-7424","authenticated-orcid":false,"given":"Xiaoguang","family":"Mao","sequence":"additional","affiliation":[{"name":"Key Laboratory of Software Engineering for Complex Systems, College of Computer Science and Technology, National University of Defense Technology, Changsha, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1329-7312","authenticated-orcid":false,"given":"Jiayu","family":"He","sequence":"additional","affiliation":[{"name":"Key Laboratory of Software Engineering for Complex Systems, College of Computer Science and Technology, National University of Defense Technology, Changsha, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4732-9674","authenticated-orcid":false,"given":"Guangda","family":"Zhang","sequence":"additional","affiliation":[{"name":"Academy of Military Sciences, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4504-6806","authenticated-orcid":false,"given":"Yan","family":"Lei","sequence":"additional","affiliation":[{"name":"Chongqing University, Chongqing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6353-8890","authenticated-orcid":false,"given":"Jiang","family":"Wu","sequence":"additional","affiliation":[{"name":"Academy of Military Sciences, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ieeestd.2005.8894298"},{"key":"ref2","volume-title":"System-on-a-Chip Verification: Methodology and Techniques","author":"Rashinkar","year":"2001"},{"key":"ref3","volume-title":"Pentium FDIV: The Processor Bug that Shook the World","author":"Athow","year":"2014"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA51647.2021.00053"},{"key":"ref5","volume-title":"Hack@dac 2024","year":"2024"},{"key":"ref6","article-title":"An investigation of hardware security bug characteristics in open-source projects","author":"Ah-Kiow","year":"2024","journal-title":"arXiv:2402.00684"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/3399742"},{"key":"ref8","article-title":"Meltdown","author":"Lipp","year":"2018","journal-title":"arXiv:1801.01207"},{"key":"ref9","first-page":"213","article-title":"HardFails: Insights into software-exploitable hardware bugs","volume-title":"Proc. 28th USENIX Secur. Symp. (USENIX Secur.)","author":"Dessouky"},{"key":"ref10","volume-title":"The 2022 Wilson Research Group Functional Verification Study","author":"Foster","year":"2024"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/3503222.3507701"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/3240765.3240842"},{"key":"ref13","volume-title":"Verilator","year":"2025"},{"key":"ref14","first-page":"42","article-title":"End-to-end verification of processors with isa-formal","volume-title":"Proc. 28th Int. Conf. Comput. Aided Verification (CAV)","author":"Reid"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.3233\/faia201002"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2022.104737"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2747939"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2481863"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ICSE-SEIP66354.2025.00038"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/SANER48275.2020.9054829"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/3293882.3330577"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/3468264.3468544"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TSE.2011.104"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/3650212.3680326"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/3649850"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/1370750.1370761"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/GI52543.2021.00013"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/3620666.3651346"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ieeestd.1996.81542"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/3503222.3507763"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TSE.2023.3269899"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2023.3341750"},{"key":"ref33","article-title":"Bitwuzla at the SMT-COMP 2020","author":"Niemetz","year":"2020","journal-title":"arXiv:2006.01621"},{"key":"ref34","first-page":"1","article-title":"Yosys\u2014A free verilog synthesis suite","volume-title":"Proc. 21st Austrian Workshop Microelectron. (Austrochip)","volume":"97","author":"Wolf"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1007\/s10009-012-0249-7"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1561\/9781680832938"},{"key":"ref37","first-page":"14","article-title":"The SMT-LIB standard: Version 2.0","volume-title":"Proc. 8th Int. Workshop Satisfiability Modulo Theories","volume":"13","author":"Barrett"},{"key":"ref38","article-title":"Fixing hardware security bugs with large language models","author":"Ahmad","year":"2023","journal-title":"arXiv:2302.01215"},{"key":"ref39","volume-title":"The Mitre Corporation","year":"2022"},{"key":"ref40","volume-title":"Opentitan Documentation","year":"2019"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/DAC56929.2023.10247962"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1145\/3510003.3510222"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-16214-0_42"},{"key":"ref44","volume-title":"Patch Assessment","year":"2025"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1126\/sciadv.aay2631"},{"key":"ref46","first-page":"4860","article-title":"AI Feynman 2.0: Pareto-optimal symbolic regression exploiting graph modularity","volume-title":"Proc. Conf. Workshop Neural Inf. Process. Syst.","author":"Udrescu"},{"key":"ref47","first-page":"10269","article-title":"End-to-end symbolic regression with transformers","volume-title":"Proc. Adv. Neural Inf. Process. Syst.","author":"Kamienny"},{"key":"ref48","first-page":"17429","article-title":"Discovering symbolic models from deep learning with inductive biases","volume-title":"Proc. Adv. Neural Inf. Process. Syst.","author":"Cranmer"},{"key":"ref49","article-title":"KAN: Kolmogorov\u2013Arnold networks","author":"Liu","year":"2024","journal-title":"arXiv:2404.19756"},{"key":"ref50","article-title":"An overview of gradient descent optimization algorithms","author":"Ruder","year":"2016","journal-title":"arXiv:1609.04747"},{"key":"ref51","first-page":"77","article-title":"GPTIPS: An open source genetic programming toolbox for multigene symbolic regression","volume-title":"Proc. Int. Multiconf. Eng. Comput. Scientists","author":"Searson"},{"issue":"2","key":"ref52","first-page":"30","article-title":"Verification and fault localization for VHDL programs","volume":"8","author":"Bloem","year":"2002","journal-title":"J. Telematics Eng. Soc. (TIV)"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2007.358111"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1109\/HLDVT.2007.4392789"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-26287-1_16"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1109\/LAD62341.2024.10691874"},{"key":"ref57","doi-asserted-by":"publisher","DOI":"10.1145\/3733237"},{"key":"ref58","doi-asserted-by":"publisher","DOI":"10.1145\/3735638"},{"key":"ref59","doi-asserted-by":"publisher","DOI":"10.1145\/3676536.3676801"},{"key":"ref60","article-title":"EDA-aware RTL generation with large language models","author":"ul Islam","year":"2024","journal-title":"arXiv:2412.04485"},{"key":"ref61","doi-asserted-by":"publisher","DOI":"10.1145\/3723876"},{"key":"ref62","doi-asserted-by":"publisher","DOI":"10.1145\/3727980"},{"key":"ref63","doi-asserted-by":"publisher","DOI":"10.23919\/DATE64628.2025.10993072"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/43\/11404293\/11142267.pdf?arnumber=11142267","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,2,23]],"date-time":"2026-02-23T20:48:04Z","timestamp":1771879684000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11142267\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,3]]},"references-count":63,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2025.3603097","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2026,3]]}}}