{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,24]],"date-time":"2026-03-24T09:05:20Z","timestamp":1774343120840,"version":"3.50.1"},"reference-count":34,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2026,4,1]],"date-time":"2026-04-01T00:00:00Z","timestamp":1775001600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2026,4,1]],"date-time":"2026-04-01T00:00:00Z","timestamp":1775001600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,4,1]],"date-time":"2026-04-01T00:00:00Z","timestamp":1775001600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61934002"],"award-info":[{"award-number":["61934002"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["62234008"],"award-info":[{"award-number":["62234008"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2026,4]]},"DOI":"10.1109\/tcad.2025.3603510","type":"journal-article","created":{"date-parts":[[2025,8,28]],"date-time":"2025-08-28T18:09:44Z","timestamp":1756404584000},"page":"1949-1962","source":"Crossref","is-referenced-by-count":0,"title":["PCMT: Prioritizing Coherence Message Types for NoC Protocol-Level Deadlock Freedom"],"prefix":"10.1109","volume":"45","author":[{"ORCID":"https:\/\/orcid.org\/0009-0005-9404-258X","authenticated-orcid":false,"given":"Yufan","family":"Jia","sequence":"first","affiliation":[{"name":"State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China"}]},{"ORCID":"https:\/\/orcid.org\/0009-0007-2072-075X","authenticated-orcid":false,"given":"Zhiyuan","family":"Zhang","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9286-0275","authenticated-orcid":false,"given":"Chao","family":"Fu","sequence":"additional","affiliation":[{"name":"Shao-Chips Laboratory, Fudan University, Shaoxing, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6836-2740","authenticated-orcid":false,"given":"Li","family":"Wan","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5245-0754","authenticated-orcid":false,"given":"Jun","family":"Han","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/384286.264206"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.43"},{"key":"ref3","volume-title":"Weaving High Performance Multiprocessor Fabric: Architectural Insights Into the Intel QuickPath Interconnect","author":"Maddox","year":"2009"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2954679.2872414"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/HOTCHIPS.2015.7477467"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2014.6853232"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/2.121510"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/40.988687"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/3313231.3352362"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00064"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA47549.2020.00044"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/3458817.3476140"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA51647.2021.00063"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA53966.2022.00074"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA56546.2023.10071059"},{"key":"ref16","article-title":"The gem5 simulator: Version 20.0+","author":"Lowe-Power","year":"2020","journal-title":"arXiv:2007.03152"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"ref18","first-page":"72","article-title":"The PARSEC benchmark suite: Characterization and architectural implications","volume-title":"Proc. 17th Int. Conf. Parallel Archit. Compilation Techn.","author":"Bienia"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/225830.223990"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1016\/0376-5075(79)90032-1"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/325096.325115"},{"key":"ref22","volume-title":"On-Chip Networks","author":"Jerger","year":"2022"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/633625.52439"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1007\/BF01660031"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-031-01733-9"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.33"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2160348"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA47549.2020.00058"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669150"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358255"},{"key":"ref31","volume-title":"Principles and Practices of Interconnection Networks","author":"Dally","year":"2004"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218539"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/71.219761"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/185675.185682"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/43\/11450487\/11142878.pdf?arnumber=11142878","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,3,24]],"date-time":"2026-03-24T05:31:45Z","timestamp":1774330305000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11142878\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,4]]},"references-count":34,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2025.3603510","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2026,4]]}}}