{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,24]],"date-time":"2026-03-24T08:32:05Z","timestamp":1774341125359,"version":"3.50.1"},"reference-count":42,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2026,4,1]],"date-time":"2026-04-01T00:00:00Z","timestamp":1775001600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2026,4,1]],"date-time":"2026-04-01T00:00:00Z","timestamp":1775001600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,4,1]],"date-time":"2026-04-01T00:00:00Z","timestamp":1775001600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100010418","name":"Institute of Information & communications Technology Planning & Evaluation (IITP) through Korea Government [Ministry of Science and ICT (MSIT)]","doi-asserted-by":"publisher","award":["RS-2023-00228970"],"award-info":[{"award-number":["RS-2023-00228970"]}],"id":[{"id":"10.13039\/501100010418","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Development of Flexible Software-Hardware (SW-HW) Conjunctive Solution for On-Edge Self-Supervised Learning, 40%","award":["RS-2019- II190421"],"award-info":[{"award-number":["RS-2019- II190421"]}]},{"name":"Artificial Intelligence (AI) Graduate School Program (Sungkyunkwan University), 30%"},{"DOI":"10.13039\/100018202","name":"AI Semiconductor Innovation Research Center, 30%","doi-asserted-by":"publisher","award":["RS-2025-10692981"],"award-info":[{"award-number":["RS-2025-10692981"]}],"id":[{"id":"10.13039\/100018202","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2026,4]]},"DOI":"10.1109\/tcad.2025.3610064","type":"journal-article","created":{"date-parts":[[2025,9,15]],"date-time":"2025-09-15T17:37:44Z","timestamp":1757957864000},"page":"1879-1892","source":"Crossref","is-referenced-by-count":0,"title":["Efficient Modular Addition for FPGA-Based Cryptographic Operations"],"prefix":"10.1109","volume":"45","author":[{"ORCID":"https:\/\/orcid.org\/0009-0005-7574-9766","authenticated-orcid":false,"given":"Saeid","family":"Gorgin","sequence":"first","affiliation":[{"name":"Department of Electrical and Computer Engineering, Sungkyunkwan University (SKKU), Suwon, Republic of Korea"}]},{"ORCID":"https:\/\/orcid.org\/0009-0001-9038-8322","authenticated-orcid":false,"given":"Amirhossein","family":"Sadr","sequence":"additional","affiliation":[{"name":"School of Computer Science, Institute for Research in Fundamental Sciences (IPM), Tehran, Iran"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0104-4016","authenticated-orcid":false,"given":"Dara","family":"Rahmati","sequence":"additional","affiliation":[{"name":"Department of Computer Science and Engineering, Shahid Beheshti University (SBU), Tehran, Iran"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2292-4135","authenticated-orcid":false,"given":"Ali","family":"Jahanian","sequence":"additional","affiliation":[{"name":"Department of Computer Science and Engineering, Shahid Beheshti University (SBU), Tehran, Iran"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1587-0677","authenticated-orcid":false,"given":"Jungrae","family":"Kim","sequence":"additional","affiliation":[{"name":"Semiconductor Systems Engineering Department, College of Information and Communication Engineering, Sungkyunkwan University (SKKU), Suwon, Republic of Korea"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.3390\/s21041451"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2022.3184786"},{"key":"ref3","volume-title":"SECP256R1 Parameters SEC Standards","year":"2025"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2024.3518412"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2905899"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCS.1987.1086130"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2003.1213353"},{"key":"ref8","article-title":"SIKE: Supersingular isogeny key encapsulation","author":"Bos","year":"2022"},{"key":"ref9","first-page":"217","article-title":"Realization of multi-operand modular adders in the FPGA technology","volume":"71","author":"Czy\u017cak","year":"2012","journal-title":"Poznan Univ. Tech. Academic J. Electr. Eng."},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2021.3078691"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1117\/12.359540"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2022.3162626"},{"key":"ref13","article-title":"16-bit carry-select adder","author":"Furtek","year":"1999"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/dasip.2010.5706241"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.2011.24"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/arith64983.2025.00023"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.3390\/electronics11142234"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1093\/comjnl\/47.1.93"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2020.2988379"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2005.851679"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/12.403725"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.2992747"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2016.2611561"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2409113"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2013.6645543"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1998.707940"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/MIXDES.2006.1706581"},{"key":"ref28","first-page":"1","article-title":"Fast and compact interleaved modular multiplication based on carry save addition","volume-title":"Proc. 41st IEEE\/ACM Int. Conf. Comput.-Aided Design","author":"Mazonka"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-41385-3"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2005.1515780"},{"key":"ref31","volume-title":"FIPS PUB 203: Module-Lattice-Based Digital Signature Standard (ML-DSA)","year":"2024"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.6028\/nist.fips.203"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2011.49"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-34142-8"},{"key":"ref35","volume-title":"Computer Arithmetic: Algorithms and Hardware Designs","author":"Parhami","year":"2010"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1142\/S0218126614500017"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2014.6927493"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2021.08.004"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/MCAS.2010.936785"},{"key":"ref40","first-page":"209","article-title":"Design and realization of two-operand modular adders in the FPGA","volume":"40","author":"Smyk","year":"2012","journal-title":"W, Zastosowanie Komputer\u00f3w W Elektrotechnice, ZKwE Poznan Univ. Technol. Academic J., Elect. Eng."},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/TIE.2012.2186104"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1142\/S0218126605002726"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/43\/11450487\/11164365.pdf?arnumber=11164365","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,3,24]],"date-time":"2026-03-24T05:17:03Z","timestamp":1774329423000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11164365\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,4]]},"references-count":42,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2025.3610064","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2026,4]]}}}