{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,23]],"date-time":"2026-04-23T21:01:18Z","timestamp":1776978078459,"version":"3.51.4"},"reference-count":36,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2026,5,1]],"date-time":"2026-05-01T00:00:00Z","timestamp":1777593600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2026,5,1]],"date-time":"2026-05-01T00:00:00Z","timestamp":1777593600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,5,1]],"date-time":"2026-05-01T00:00:00Z","timestamp":1777593600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"crossref","award":["92373206"],"award-info":[{"award-number":["92373206"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"crossref"}]},{"DOI":"10.13039\/501100001809","name":"National Key Research and Development Program of Ministry of Science and Technology","doi-asserted-by":"publisher","award":["2024YFB3614200"],"award-info":[{"award-number":["2024YFB3614200"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Guangdong Provincial Key Laboratory of In-Memory Computing Chips","award":["2024B1212020002"],"award-info":[{"award-number":["2024B1212020002"]}]},{"name":"Shenzhen Science and Technology Program","award":["JCYJ20220818100814033"],"award-info":[{"award-number":["JCYJ20220818100814033"]}]},{"name":"Shenzhen Science and Technology Program","award":["SGDX20230116093303006"],"award-info":[{"award-number":["SGDX20230116093303006"]}]},{"name":"Shenzhen Science and Technology Program","award":["KJZD20231023100201003"],"award-info":[{"award-number":["KJZD20231023100201003"]}]},{"name":"Shenzhen Science and Technology Program","award":["KQTD20200820113105004"],"award-info":[{"award-number":["KQTD20200820113105004"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2026,5]]},"DOI":"10.1109\/tcad.2025.3610774","type":"journal-article","created":{"date-parts":[[2025,9,16]],"date-time":"2025-09-16T17:34:11Z","timestamp":1758044051000},"page":"2263-2274","source":"Crossref","is-referenced-by-count":0,"title":["An On-Line BISD Triggering Scheme Based on the CAC-Compatible Error Detection Code for TSV Array"],"prefix":"10.1109","volume":"45","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-6763-0363","authenticated-orcid":false,"given":"Chen","family":"Wei","sequence":"first","affiliation":[{"name":"Peking University Shenzhen Graduate School, Shenzhen, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3382-3703","authenticated-orcid":false,"given":"Xiaole","family":"Cui","sequence":"additional","affiliation":[{"name":"Peking University Shenzhen Graduate School, Shenzhen, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0005-0009-6692","authenticated-orcid":false,"given":"Huan","family":"Yang","sequence":"additional","affiliation":[{"name":"Peking University Shenzhen Graduate School, Shenzhen, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xing","family":"Zhang","sequence":"additional","affiliation":[{"name":"Peking University Shenzhen Graduate School, Shenzhen, China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2018.2886884"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2020.2965193"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2201760"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.338"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICSJ.2017.8240127"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2471098"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICSICT.2016.7998628"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2651141"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4419-0947-3"},{"key":"ref10","first-page":"986","article-title":"Forbidden transition free crosstalk avoidance CODEC design","volume-title":"Proc. 45th Annu. Design Autom. Conf.","author":"Duan"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2005313"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2021.3103823"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2014.6742982"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/imws-amp.2016.7588317"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISSoC.2013.6675266"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/EDCC.2016.23"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2038389"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2022.3183565"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2948878"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ICIS.2010.54"},{"key":"ref21","first-page":"1024","article-title":"TSV open defects in 3D integrated circuits: Characterization, test, and optimal spare allocation","volume-title":"Proc. DAC Design Autom. Conf.","author":"Ye"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2107924"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2012.6176602"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TR.2023.3303189"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2558514"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ITCIndia202255192.2022.9854518"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/APCCAS.2010.5774885"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ICEMIS.2017.8273102"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2019.00096"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/MCSoC.2019.00039"},{"key":"ref31","volume-title":"Specification\u2014Revision 2.0, version 1.0","year":"2024"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2016.2551552"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TR.2025.3550972"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2005.848816"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.8361590"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/MCSoC2018.2018.00035"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/43\/11493579\/11165440.pdf?arnumber=11165440","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,4,23]],"date-time":"2026-04-23T19:59:16Z","timestamp":1776974356000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11165440\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,5]]},"references-count":36,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2025.3610774","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2026,5]]}}}